JPS5341951A - Logic matrix device - Google Patents

Logic matrix device

Info

Publication number
JPS5341951A
JPS5341951A JP9772877A JP9772877A JPS5341951A JP S5341951 A JPS5341951 A JP S5341951A JP 9772877 A JP9772877 A JP 9772877A JP 9772877 A JP9772877 A JP 9772877A JP S5341951 A JPS5341951 A JP S5341951A
Authority
JP
Japan
Prior art keywords
matrix device
logic matrix
logic
matrix
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9772877A
Other languages
English (en)
Inventor
Uorisu Dojie Harorudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CTU of Delaware Inc
Original Assignee
Mostek Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mostek Corp filed Critical Mostek Corp
Publication of JPS5341951A publication Critical patent/JPS5341951A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
    • G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
    • G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
    • G11C17/123—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices comprising cells having several storage transistors connected in series
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17796—Structural details for adapting physical parameters for physical disposition of blocks

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
JP9772877A 1976-09-27 1977-08-15 Logic matrix device Pending JPS5341951A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/726,579 US4142176A (en) 1976-09-27 1976-09-27 Series read only memory structure

Publications (1)

Publication Number Publication Date
JPS5341951A true JPS5341951A (en) 1978-04-15

Family

ID=24919173

Family Applications (2)

Application Number Title Priority Date Filing Date
JP9772877A Pending JPS5341951A (en) 1976-09-27 1977-08-15 Logic matrix device
JP1982144256U Expired JPS6041040Y2 (ja) 1976-09-27 1982-09-22 論理装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP1982144256U Expired JPS6041040Y2 (ja) 1976-09-27 1982-09-22 論理装置

Country Status (6)

Country Link
US (1) US4142176A (ja)
JP (2) JPS5341951A (ja)
DE (1) DE2731873C2 (ja)
FR (1) FR2365857A1 (ja)
GB (1) GB1556108A (ja)
IT (1) IT1079409B (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5650630A (en) * 1979-10-01 1981-05-07 Mitsubishi Electric Corp Semiconductor integrated circuit

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4202044A (en) * 1978-06-13 1980-05-06 International Business Machines Corporation Quaternary FET read only memory
USRE32401E (en) * 1978-06-13 1987-04-14 International Business Machines Corporation Quaternary FET read only memory
JPS5843838B2 (ja) * 1979-02-28 1983-09-29 富士通株式会社 読取り専用メモリ
US4274147A (en) * 1979-09-04 1981-06-16 Rockwell International Corporation Static read only memory
US4602354A (en) * 1983-01-10 1986-07-22 Ncr Corporation X-and-OR memory array
US4570239A (en) * 1983-01-24 1986-02-11 Motorola, Inc. Series read-only-memory having capacitive bootstrap precharging circuitry
JPH073862B2 (ja) * 1983-07-27 1995-01-18 株式会社日立製作所 半導体記憶装置
US5184202A (en) * 1983-07-27 1993-02-02 Hitachi, Ltd. Semiconductor integrated circuit device
DE3831538C2 (de) * 1987-09-18 1996-03-28 Toshiba Kawasaki Kk Elektrisch löschbare und programmierbare Halbleiter-Speichervorrichtung
US5198996A (en) * 1988-05-16 1993-03-30 Matsushita Electronics Corporation Semiconductor non-volatile memory device
DE68916855T2 (de) * 1988-05-16 1995-01-19 Matsushita Electronics Corp Nichtflüchtige Halbleiterspeicheranordnung.
CA1309781C (en) * 1988-06-21 1992-11-03 Colin Harris Compact cmos analog crosspoint switch matrix
KR940008703Y1 (ko) * 1989-05-09 1994-12-27 삼성전자 주식회사 멀티 시스템의 모우드 절환시 노이즈 제거회로
US5200355A (en) * 1990-12-10 1993-04-06 Samsung Electronics Co., Ltd. Method for manufacturing a mask read only memory device
JP3109537B2 (ja) * 1991-07-12 2000-11-20 日本電気株式会社 読み出し専用半導体記憶装置
FR2730345B1 (fr) * 1995-02-03 1997-04-04 Matra Mhs Procede de fabrication d'une memoire morte en technologie mos, et memoire ainsi obtenue
JPH09161495A (ja) * 1995-12-12 1997-06-20 Ricoh Co Ltd 半導体メモリ装置
US6137318A (en) * 1997-12-09 2000-10-24 Oki Electric Industry Co., Ltd. Logic circuit having dummy MOS transistor
EP1126614B1 (en) * 2000-02-14 2004-11-17 STMicroelectronics S.r.l. Programmable logic arrays
US6512694B2 (en) 2001-03-16 2003-01-28 Simtek Corporation NAND stack EEPROM with random programming capability
US6414873B1 (en) 2001-03-16 2002-07-02 Simtek Corporation nvSRAM with multiple non-volatile memory cells for each SRAM memory cell
US7005711B2 (en) * 2002-12-20 2006-02-28 Progressant Technologies, Inc. N-channel pull-up element and logic circuit
US7233522B2 (en) * 2002-12-31 2007-06-19 Sandisk 3D Llc NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US7005350B2 (en) * 2002-12-31 2006-02-28 Matrix Semiconductor, Inc. Method for fabricating programmable memory array structures incorporating series-connected transistor strings
US7505321B2 (en) * 2002-12-31 2009-03-17 Sandisk 3D Llc Programmable memory array structure incorporating series-connected transistor strings and methods for fabrication and operation of same
US7221588B2 (en) * 2003-12-05 2007-05-22 Sandisk 3D Llc Memory array incorporating memory cells arranged in NAND strings
US7023739B2 (en) * 2003-12-05 2006-04-04 Matrix Semiconductor, Inc. NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same
US20050128807A1 (en) * 2003-12-05 2005-06-16 En-Hsing Chen Nand memory array incorporating multiple series selection devices and method for operation of same
TW200729213A (en) * 2005-11-25 2007-08-01 Novelics Llc Dense read-only memory
US20080151654A1 (en) 2006-12-22 2008-06-26 Allan James D Method and apparatus to implement a reset function in a non-volatile static random access memory

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4945177A (ja) * 1972-09-05 1974-04-30
JPS507896A (ja) * 1972-12-30 1975-01-27
JPS5185640A (ja) * 1975-01-25 1976-07-27 Nippon Electric Co
JPS51111020A (en) * 1975-03-26 1976-10-01 Hitachi Ltd Semiconductor fixing memory equipment

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3405399A (en) * 1964-06-16 1968-10-08 Sperry Rand Corp Matrix selection circuit
US3613055A (en) * 1969-12-23 1971-10-12 Andrew G Varadi Read-only memory utilizing service column switching techniques
US3728696A (en) * 1971-12-23 1973-04-17 North American Rockwell High density read-only memory
GB1357515A (en) * 1972-03-10 1974-06-26 Matsushita Electronics Corp Method for manufacturing an mos integrated circuit
JPS5751195B2 (ja) * 1974-07-03 1982-10-30
US4059826A (en) * 1975-12-29 1977-11-22 Texas Instruments Incorporated Semiconductor memory array with field effect transistors programmable by alteration of threshold voltage

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4945177A (ja) * 1972-09-05 1974-04-30
JPS507896A (ja) * 1972-12-30 1975-01-27
JPS5185640A (ja) * 1975-01-25 1976-07-27 Nippon Electric Co
JPS51111020A (en) * 1975-03-26 1976-10-01 Hitachi Ltd Semiconductor fixing memory equipment

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5650630A (en) * 1979-10-01 1981-05-07 Mitsubishi Electric Corp Semiconductor integrated circuit

Also Published As

Publication number Publication date
JPS5890599U (ja) 1983-06-18
DE2731873C2 (de) 1987-01-02
FR2365857B1 (ja) 1984-07-06
JPS6041040Y2 (ja) 1985-12-12
US4142176A (en) 1979-02-27
DE2731873A1 (de) 1978-03-30
IT1079409B (it) 1985-05-13
GB1556108A (en) 1979-11-21
FR2365857A1 (fr) 1978-04-21

Similar Documents

Publication Publication Date Title
US4163332B2 (en) Matrix display device
JPS57197649A (en) Arithmetic logic device
JPS52154239A (en) Waterrsupply device
JPS5290763A (en) Wireeholding device
JPS538185A (en) Keeping device
AU3153177A (en) Device
JPS5295993A (en) Xxray device
JPS5310644A (en) Minerallresin matrix
JPS52119108A (en) Muutuning device
JPS5337447A (en) Electroooptical device
JPS5352871A (en) Brakeedriving device
JPS5440554A (en) Logic function device
JPS52121173A (en) Antiiblock device
JPS5321590A (en) Xxray device
JPS5336493A (en) Xxray device
JPS5364775A (en) Switch matrix device
JPS52124226A (en) Thermoovalve device
JPS52141800A (en) Selfflocking device
JPS52142624A (en) Nozzlf device
JPS52149551A (en) Shafttcoupling device
JPS52144836A (en) Antiidisaster device
JPS534872A (en) Eighttway changeeover device
GB1545338A (en) Matrix logic cell
SU705838A1 (ru) Авиагоризонт
JPS5341544A (en) Arranging device