JPS5478672A - Complementary silicon gate mos field effect semiconductor device and its manufacture - Google Patents

Complementary silicon gate mos field effect semiconductor device and its manufacture

Info

Publication number
JPS5478672A
JPS5478672A JP14626577A JP14626577A JPS5478672A JP S5478672 A JPS5478672 A JP S5478672A JP 14626577 A JP14626577 A JP 14626577A JP 14626577 A JP14626577 A JP 14626577A JP S5478672 A JPS5478672 A JP S5478672A
Authority
JP
Japan
Prior art keywords
film
region
type
diffusion
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14626577A
Other languages
Japanese (ja)
Inventor
Koji Takemae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP14626577A priority Critical patent/JPS5478672A/en
Publication of JPS5478672A publication Critical patent/JPS5478672A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

PURPOSE:To facilitate an easy production of the device as well as to reduce the dispersion for the threshold voltage of P-channel, by providing previously the N- type well region on the P-type semiconductor substrate and then forming N-channel Si gate MOSFET on the well region. CONSTITUTION:N-type well region 2 is formed through diffusion within P-type Si substrate 1, and the entire surface is covered with the lamination film of thin SiO2 film 3 and Si3N4 film 4 to be then removed excluding the areas on the diffusion region and the Si gate MOSFET forming region. Then a heat treatment is given to grow thick field SiO2 film 5 at the exposed region to secure the LOCOS structure, and the window is frilled to the remaining lamination film to form through diffusion P-type region 7 including the source and the drain of the P-channel. And the surface is protected with SiO2 film 6 formed then. After this, the lamination film is removed to coat gate SiO2 film 8 and 8' there, and gate electrode 11 and 11' omposed of poly crystal Si are provided on film 8 and 8'. Then N-type region 9 is formed through diffusion across electrode 11', and at the same time the conductive property is given to both electrode 11 and 11'.
JP14626577A 1977-12-05 1977-12-05 Complementary silicon gate mos field effect semiconductor device and its manufacture Pending JPS5478672A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14626577A JPS5478672A (en) 1977-12-05 1977-12-05 Complementary silicon gate mos field effect semiconductor device and its manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14626577A JPS5478672A (en) 1977-12-05 1977-12-05 Complementary silicon gate mos field effect semiconductor device and its manufacture

Publications (1)

Publication Number Publication Date
JPS5478672A true JPS5478672A (en) 1979-06-22

Family

ID=15403820

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14626577A Pending JPS5478672A (en) 1977-12-05 1977-12-05 Complementary silicon gate mos field effect semiconductor device and its manufacture

Country Status (1)

Country Link
JP (1) JPS5478672A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5013570A (en) * 1989-05-16 1991-05-07 Yamanashi Yagen Limited Method of producing odorless ripe juice of houttuynia cordata
US6611031B2 (en) 2000-09-28 2003-08-26 Nec Corporation Semiconductor device and method for its manufacture

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5013570A (en) * 1989-05-16 1991-05-07 Yamanashi Yagen Limited Method of producing odorless ripe juice of houttuynia cordata
US6611031B2 (en) 2000-09-28 2003-08-26 Nec Corporation Semiconductor device and method for its manufacture

Similar Documents

Publication Publication Date Title
JPS5688354A (en) Semiconductor integrated circuit device
JPS55146976A (en) Insulating gate field effect transistor
JPS55151363A (en) Mos semiconductor device and fabricating method of the same
JPS54885A (en) Manufacture of field effect transistor
EP0414400A3 (en) Mosfet depletion device
JPS5552266A (en) Semiconductor integrated circuit
JPS5469388A (en) Junction type field effect semiconductor device and its production
JPS5478673A (en) Manufacture of complementary insulator gate field effect transistor
JPS5736856A (en) Manufacture of complementary type insulated gate field effect semiconductor device
JPS5448179A (en) Mis-type semiconductor integrated circuit device
JPS5723259A (en) Complementary type mos semiconductor device
JPS54114982A (en) Manufacture for complementary isolation gate field effect semiconductor device
JPS54150090A (en) Manufacture of semiconductor device
JPS54140480A (en) Semiconductor device
JPS5666072A (en) Semicondcutor device
JPS5693368A (en) Mis transistor device
JPS5214380A (en) Method for production of silicon gate mos transistor
JPS53118387A (en) Manufacture of mos.ic ic
JPS53118386A (en) Manufacture of mos.ic ic
JPS5513944A (en) C-mos semiconductor device
JPS5487192A (en) Mis type semiconductor intergrated circuit and its manufacture
JPS54112180A (en) Manufacture of complementary type insulation gate field effect semiconductor device
JPS561572A (en) Manufacture of semiconductor device
JPS5552267A (en) Semiconductor meomory
JPS54124686A (en) Mos transistor and its production