JPS55128954A - Phase deciding device - Google Patents
Phase deciding deviceInfo
- Publication number
- JPS55128954A JPS55128954A JP3620679A JP3620679A JPS55128954A JP S55128954 A JPS55128954 A JP S55128954A JP 3620679 A JP3620679 A JP 3620679A JP 3620679 A JP3620679 A JP 3620679A JP S55128954 A JPS55128954 A JP S55128954A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- absolute value
- signals
- phase
- delivered
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Measuring Phase Differences (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
PURPOSE:To realize a phase deciding device featuring a low-cost constitution and with no occurrence of the decision error by providing the circuit which decides the polarities of two orthogonal signals which are obtained through demodulation of the modulated wave plus the circuit which compares the absolute value in the 8- phase PSK MODEM. CONSTITUTION:The 8-phase modulated wave is demodulated at demodulator 13, and demodulation signals x and y which are orthogonal to each other are delivered. Signals x and y are then supplied to signal polarity deciders 10 and 11, and signal D0 or D1 is delivered with logic 1 or 0 in accordance with the positive or negative polarity. Signals x and y are also supplied to full-wave rectifiers 8 and 7 to deliver the absolute value of x and y, and then the comparison is given between the absolute value of x and y through the comparator consisting of subtractor 9 and polarity decider 12. And based on the scale of the absolute value, signal D2 of logic 1 and logic 0 is delivered. Then either one of signal points Q0-Q7 is decided in the signal point arrangement plan via the combination of the output value of deciders 10-12. In such way, a phase deciding device which is free from decision error can be obtained with no high-cost multiplier required.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3620679A JPS55128954A (en) | 1979-03-29 | 1979-03-29 | Phase deciding device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3620679A JPS55128954A (en) | 1979-03-29 | 1979-03-29 | Phase deciding device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55128954A true JPS55128954A (en) | 1980-10-06 |
| JPS6340060B2 JPS6340060B2 (en) | 1988-08-09 |
Family
ID=12463260
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3620679A Granted JPS55128954A (en) | 1979-03-29 | 1979-03-29 | Phase deciding device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55128954A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002069592A1 (en) * | 2001-02-27 | 2002-09-06 | Matsushita Electric Industrial Co., Ltd. | Decoder and decoding method |
| US6621332B2 (en) | 2001-04-26 | 2003-09-16 | Mitsubishi Denki Kabushiki Kaisha | Demodulator and demodulation method of DQPSK system with reduced circuit scale |
| WO2011016205A1 (en) * | 2009-08-05 | 2011-02-10 | パナソニック株式会社 | Receiving device and receiving method |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51142256A (en) * | 1975-06-03 | 1976-12-07 | Nippon Telegr & Teleph Corp <Ntt> | Phase-discrimination circuit |
-
1979
- 1979-03-29 JP JP3620679A patent/JPS55128954A/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51142256A (en) * | 1975-06-03 | 1976-12-07 | Nippon Telegr & Teleph Corp <Ntt> | Phase-discrimination circuit |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002069592A1 (en) * | 2001-02-27 | 2002-09-06 | Matsushita Electric Industrial Co., Ltd. | Decoder and decoding method |
| US6621332B2 (en) | 2001-04-26 | 2003-09-16 | Mitsubishi Denki Kabushiki Kaisha | Demodulator and demodulation method of DQPSK system with reduced circuit scale |
| WO2011016205A1 (en) * | 2009-08-05 | 2011-02-10 | パナソニック株式会社 | Receiving device and receiving method |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6340060B2 (en) | 1988-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1070022A (en) | Digital demodulator | |
| EP0381637B1 (en) | A method of controlling the frequency of a coherent radio receiver and apparatus for carrying out the method | |
| US4253189A (en) | Circuit for recovering the carrier of an amplitude modulated synchronous digital signal | |
| CA1192615A (en) | Carrier recovery circuit | |
| US5640427A (en) | Demodulator | |
| US4027265A (en) | Unbalanced quadriphase demodulator | |
| US3406343A (en) | Pm/am multiplex communication | |
| US4042884A (en) | Phase demodulator with offset frequency reference oscillator | |
| US4608540A (en) | Phase-shift keying demodulator | |
| US6011816A (en) | Direct demodulation method and apparatus | |
| US4799238A (en) | Differential phase shift keying method for the transmission of data | |
| KR860000780A (en) | Color signal processing device | |
| DE2746979C2 (en) | Arrangement for synchronous demodulation of a double sideband amplitude-modulated signal with or without a carrier frequency component | |
| CA1167118A (en) | Means for subdividing a baud period into multiple integration intervals to enhance digital message detection | |
| GB1041193A (en) | Improvements in or relating to receivers for suppressed-carrier single-sideband transmissions of binary-pulse signals | |
| CN205864458U (en) | A kind of counter modulation phaselocked loop carrier synchronization circuitry | |
| US2999155A (en) | Signal receiving system | |
| CA2220417A1 (en) | Carrier regenerating circuit, multi-level quadrature amplitude demodulator, and method of detecting frequency deviation | |
| SU1758899A1 (en) | Quadrature frequency-shift signal demodulator | |
| JPS5511602A (en) | Automatic amplitude phase equalization system for fm circuit | |
| JPS6478559A (en) | Remodulator | |
| STEFANOVIĆ et al. | Performance of 256-QAM system in the presence of phase jitter and co-channel interference | |
| JPS6340060B2 (en) | ||
| SU1499522A2 (en) | Receiver of signals of triple phase manipulation | |
| JPS647837A (en) | Carrier lock detecting circuit |