JPS5518720A - Multiple computer system - Google Patents

Multiple computer system

Info

Publication number
JPS5518720A
JPS5518720A JP9028078A JP9028078A JPS5518720A JP S5518720 A JPS5518720 A JP S5518720A JP 9028078 A JP9028078 A JP 9028078A JP 9028078 A JP9028078 A JP 9028078A JP S5518720 A JPS5518720 A JP S5518720A
Authority
JP
Japan
Prior art keywords
cpu
multiple computer
comp
mem
computers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9028078A
Other languages
Japanese (ja)
Other versions
JPS5758697B2 (en
Inventor
Katsumasa Fujii
Eiichi Iwasaki
Norio Fukumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP9028078A priority Critical patent/JPS5518720A/en
Publication of JPS5518720A publication Critical patent/JPS5518720A/en
Publication of JPS5758697B2 publication Critical patent/JPS5758697B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To obtain a multiple computer system which is eaily made into modules, by eliminating the relation of subordination among computers and also discontinuance of the system due to the breakdown of a certain computer, by providing a processing routine with a fixed function.
CONSTITUTION: Computers COMP1, COMP2...COMPn consists of arithmetic controllers CPU1, CPU2...CPUn and main memory units MEM1, MEM2...MEMn bus- connected to them, and those are enabled to transmit and receive signals to and from auxiliary memory unit AUXMEM and common memory unit MEMC. This AUXMEM is stored with all user's tasks to be executed by this multiple computer, and MEMC with the queue of a part of user's tasks that the system executes and uer's task registration talbes corresponding to CPU1, CPU2...CPUn. In the multiple computer system like this, the operation systems of respective computers are made identical and equipped with a processing routine where the signal of a computer breaking down is detected.
COPYRIGHT: (C)1980,JPO&Japio
JP9028078A 1978-07-24 1978-07-24 Multiple computer system Granted JPS5518720A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9028078A JPS5518720A (en) 1978-07-24 1978-07-24 Multiple computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9028078A JPS5518720A (en) 1978-07-24 1978-07-24 Multiple computer system

Publications (2)

Publication Number Publication Date
JPS5518720A true JPS5518720A (en) 1980-02-09
JPS5758697B2 JPS5758697B2 (en) 1982-12-10

Family

ID=13994097

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9028078A Granted JPS5518720A (en) 1978-07-24 1978-07-24 Multiple computer system

Country Status (1)

Country Link
JP (1) JPS5518720A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5840647A (en) * 1981-09-03 1983-03-09 Nec Corp Data processing system
JPS62233873A (en) * 1986-04-04 1987-10-14 Agency Of Ind Science & Technol Parallel computer system
US5339429A (en) * 1991-05-08 1994-08-16 Hitachi, Ltd. Parallel processing system and compiling method used therefor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4915327A (en) * 1972-05-17 1974-02-09
JPS51144543A (en) * 1975-06-06 1976-12-11 Toshiba Corp Processing system of composite computer system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4915327A (en) * 1972-05-17 1974-02-09
JPS51144543A (en) * 1975-06-06 1976-12-11 Toshiba Corp Processing system of composite computer system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5840647A (en) * 1981-09-03 1983-03-09 Nec Corp Data processing system
JPS62233873A (en) * 1986-04-04 1987-10-14 Agency Of Ind Science & Technol Parallel computer system
US5339429A (en) * 1991-05-08 1994-08-16 Hitachi, Ltd. Parallel processing system and compiling method used therefor

Also Published As

Publication number Publication date
JPS5758697B2 (en) 1982-12-10

Similar Documents

Publication Publication Date Title
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
JPS57141756A (en) Program processor
JPS5680722A (en) Interprocessor control system
JPS55164922A (en) Multimicrocomputer
JPS5230351A (en) Data processing unit
JPS5338236A (en) Multi-computer system
JPS51144543A (en) Processing system of composite computer system
JPS5696337A (en) Resource control system
JPS5587220A (en) Interface controller
JPS55112624A (en) Diagnosis unit for input and output bus and input and output device
JPS55102054A (en) Failure informing system
JPS5566015A (en) Shared line state detection system
JPS55105723A (en) Data input circuit
JPS5654564A (en) Multiple computer system
JPS55910A (en) Multiple computer system
JPS5717058A (en) Control system of microprogram
JPS5461846A (en) Data input processing system
JPS5384657A (en) Multiprocessor system
JPS54143035A (en) Queue overflow processing system
JPS5659333A (en) Peripheral equipment control system
EP0278263A3 (en) Multiple bus dma controller
JPS5344132A (en) Io interface control system
JPS5493932A (en) Data transfer system for computer system
JPS5743255A (en) Multiprocessor system
JPS5542341A (en) Data transfer system