JPS553077A - Multi-virtual data processing system - Google Patents
Multi-virtual data processing systemInfo
- Publication number
- JPS553077A JPS553077A JP7610078A JP7610078A JPS553077A JP S553077 A JPS553077 A JP S553077A JP 7610078 A JP7610078 A JP 7610078A JP 7610078 A JP7610078 A JP 7610078A JP S553077 A JPS553077 A JP S553077A
- Authority
- JP
- Japan
- Prior art keywords
- entry
- tlb
- bit
- data processing
- processing system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7610078A JPS553077A (en) | 1978-06-23 | 1978-06-23 | Multi-virtual data processing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7610078A JPS553077A (en) | 1978-06-23 | 1978-06-23 | Multi-virtual data processing system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS553077A true JPS553077A (en) | 1980-01-10 |
Family
ID=13595443
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7610078A Pending JPS553077A (en) | 1978-06-23 | 1978-06-23 | Multi-virtual data processing system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS553077A (ja) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60112153A (ja) * | 1983-11-22 | 1985-06-18 | Hitachi Ltd | キヤツシユメモリ制御方法 |
| JPS61101855A (ja) * | 1984-10-24 | 1986-05-20 | Fujitsu Ltd | 多重仮想記憶システムにおけるtlb制御方式 |
| JP2013145599A (ja) * | 2004-07-30 | 2013-07-25 | Intel Corp | アーキテクチャイベントの間のプロセッサリソースの保持 |
-
1978
- 1978-06-23 JP JP7610078A patent/JPS553077A/ja active Pending
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60112153A (ja) * | 1983-11-22 | 1985-06-18 | Hitachi Ltd | キヤツシユメモリ制御方法 |
| JPS61101855A (ja) * | 1984-10-24 | 1986-05-20 | Fujitsu Ltd | 多重仮想記憶システムにおけるtlb制御方式 |
| JP2013145599A (ja) * | 2004-07-30 | 2013-07-25 | Intel Corp | アーキテクチャイベントの間のプロセッサリソースの保持 |
| JP2013257911A (ja) * | 2004-07-30 | 2013-12-26 | Intel Corp | アーキテクチャイベントの間のプロセッサリソースの保持 |
| JP2015084260A (ja) * | 2004-07-30 | 2015-04-30 | インテル コーポレイション | プロセッサ及びシステム |
| US9086958B2 (en) | 2004-07-30 | 2015-07-21 | Intel Corporation | Maintaining processor resources during architectural events |
| US9152561B2 (en) | 2004-07-30 | 2015-10-06 | Intel Corporation | Maintaining processor resources during architectural events |
| US9164901B2 (en) | 2004-07-30 | 2015-10-20 | Intel Corporation | Maintaining processor resources during architectural events |
| US9164918B2 (en) | 2004-07-30 | 2015-10-20 | Intel Corporation | Maintaining processor resources during architectural events |
| JP2016192241A (ja) * | 2004-07-30 | 2016-11-10 | インテル コーポレイション | プロセッサ及びシステム |
| US9507730B2 (en) | 2004-07-30 | 2016-11-29 | Intel Corporation | Maintaining processor resources during architectural events |
| US9996475B2 (en) | 2004-07-30 | 2018-06-12 | Intel Corporation | Maintaining processor resources during architectural events |
| JP2019050027A (ja) * | 2004-07-30 | 2019-03-28 | インテル コーポレイション | プロセッサ |
| US10303620B2 (en) | 2004-07-30 | 2019-05-28 | Intel Corporation | Maintaining processor resources during architectural events |
| US10740249B2 (en) | 2004-07-30 | 2020-08-11 | Intel Corporation | Maintaining processor resources during architectural events |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS553077A (en) | Multi-virtual data processing system | |
| JPS5334442A (en) | Multi-processor system | |
| JPS5248938A (en) | Initial program load system | |
| JPS55113182A (en) | Virtual computer system with tlb | |
| JPS535944A (en) | Multi-system computer system constituted by simultaneous access prevention system of same data block | |
| JPS53109442A (en) | Information processor | |
| JPS543437A (en) | Cash memory control system | |
| JPS544543A (en) | Computer system | |
| JPS53140948A (en) | Interrupt processing system | |
| JPS5421229A (en) | Data fetch system | |
| JPS55105881A (en) | Buffer memory system | |
| JPS52129948A (en) | Phase comparator relay | |
| CA593760A (en) | Reflective mask for television cabinet front | |
| JPS5687283A (en) | Control system of conversion index buffer | |
| JPS5362429A (en) | Main memory extender | |
| JPS5487024A (en) | Data processor | |
| JPS5272130A (en) | Information processing device | |
| JPS5279847A (en) | Information processing unit | |
| JPS5429535A (en) | Data processing system | |
| JPS5261450A (en) | Interruption processing system in multi-processor system | |
| JPS5249438A (en) | Protective relay | |
| JPS54118139A (en) | Information process control system | |
| CA594229A (en) | Edge correcting system for visual image transference electronic apparatus | |
| JPS5353939A (en) | Data processing unit | |
| AU246966B2 (en) | Improvements in or relating to supporting arrangements |