JPS5537628A - Bus multi-jump system - Google Patents
Bus multi-jump systemInfo
- Publication number
- JPS5537628A JPS5537628A JP10970778A JP10970778A JPS5537628A JP S5537628 A JPS5537628 A JP S5537628A JP 10970778 A JP10970778 A JP 10970778A JP 10970778 A JP10970778 A JP 10970778A JP S5537628 A JPS5537628 A JP S5537628A
- Authority
- JP
- Japan
- Prior art keywords
- register
- data
- jump
- address
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE: To realize multi-jump branch operation to various subroutines within an executive routine of instruction at a time, by using part or all of data on a data bus as an element (address of ROM) for the multi-jump operation.
CONSTITUTION: A control structure part is provided with jump data latch register 303 connected to data bus 201. With flag register 305 set, the contnets of register 303 are inputted to microprogram address generator 203A by data selector 304 to generate an address of jump data in register 303 and with register 305 reset, the contents of instruction register 202 are inputted by selector 304 to generate an address of an instruction in register 202. In this way, ROM address register 205 can set the contents of bus 201 and multi-jump operation corresponding to the contents of data on bus 201 becomes possible.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10970778A JPS5537628A (en) | 1978-09-08 | 1978-09-08 | Bus multi-jump system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10970778A JPS5537628A (en) | 1978-09-08 | 1978-09-08 | Bus multi-jump system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5537628A true JPS5537628A (en) | 1980-03-15 |
| JPS6127776B2 JPS6127776B2 (en) | 1986-06-27 |
Family
ID=14517172
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10970778A Granted JPS5537628A (en) | 1978-09-08 | 1978-09-08 | Bus multi-jump system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5537628A (en) |
-
1978
- 1978-09-08 JP JP10970778A patent/JPS5537628A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6127776B2 (en) | 1986-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5378747A (en) | Error display system | |
| JPS5398752A (en) | Microprogram control system | |
| JPS5416957A (en) | Computer system for process control | |
| JPS5394849A (en) | Control unit for interruption process | |
| JPS5338942A (en) | Communication control unit | |
| JPS5426631A (en) | Inspection system of rom | |
| JPS53130943A (en) | Microprogram control system | |
| JPS5278334A (en) | Program sequence check system | |
| JPS54152939A (en) | Microprogram interruption control system | |
| JPS5435643A (en) | Load system of microprogram | |
| JPS5794849A (en) | Microprogram controller | |
| JPS54114945A (en) | Information processing system | |
| JPS54104258A (en) | Data processor capable of processing as both computer and sequencer | |
| JPS53945A (en) | Microprogram control system | |
| JPS5687129A (en) | Execution order controlling system of microprogram for data processor | |
| JPS533033A (en) | Code branching system for intelligent terminal unit | |
| JPS5541548A (en) | Microprogram control unit | |
| JPS5475961A (en) | Microprogram address control system | |
| JPS5528145A (en) | Microprogram control unit | |
| JPS5561864A (en) | Hold control system for address comparison register | |
| JPS5423341A (en) | Microprogram sequence control system | |
| JPS5399840A (en) | Microprogram control system | |
| JPS53107250A (en) | Microprogram control system | |
| JPS5251838A (en) | Computer | |
| JPS51138140A (en) | Line control memory access control system |