JPS554757A - Error control system of memory unit - Google Patents

Error control system of memory unit

Info

Publication number
JPS554757A
JPS554757A JP7779078A JP7779078A JPS554757A JP S554757 A JPS554757 A JP S554757A JP 7779078 A JP7779078 A JP 7779078A JP 7779078 A JP7779078 A JP 7779078A JP S554757 A JPS554757 A JP S554757A
Authority
JP
Japan
Prior art keywords
bit
odd
word
information
inspection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7779078A
Other languages
Japanese (ja)
Other versions
JPS5736680B2 (en
Inventor
Tsugio Miyake
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7779078A priority Critical patent/JPS554757A/en
Publication of JPS554757A publication Critical patent/JPS554757A/en
Publication of JPS5736680B2 publication Critical patent/JPS5736680B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE: To control errors well at a control memory unit (CS) read time by adding an odd/even inspection bit to an information bit group and adding further the second odd/even inspection bit to them to form one-word information.
CONSTITUTION: One-bit odd/even inspection bit p1 is added to even-bit information A, and odd/even inspection bit p2 for information A and bit p1 is added to them, thereby forming one word. At a write time, the whole of the word is inverted and is recorded if an error is detected. This word is read and is stored in register 2 through CS1, and odd/even inspection for the whole of the word is performed in odd/even inspection circuit 5; and if the number of bit "1" is even, circuit generates an error signal, and a required error processing such as reread is performed. If contents of register 2 are decided as correct, inversional recording or not is decided by odd/even inspection circuit 6 according to the detection of the odd or even number of bit "1" in the word including information A and bit p1, and inversin circuit 3 is controlled, thus reading out well the recording word by the error control at a CS read time.
COPYRIGHT: (C)1980,JPO&Japio
JP7779078A 1978-06-27 1978-06-27 Error control system of memory unit Granted JPS554757A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7779078A JPS554757A (en) 1978-06-27 1978-06-27 Error control system of memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7779078A JPS554757A (en) 1978-06-27 1978-06-27 Error control system of memory unit

Publications (2)

Publication Number Publication Date
JPS554757A true JPS554757A (en) 1980-01-14
JPS5736680B2 JPS5736680B2 (en) 1982-08-05

Family

ID=13643769

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7779078A Granted JPS554757A (en) 1978-06-27 1978-06-27 Error control system of memory unit

Country Status (1)

Country Link
JP (1) JPS554757A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03186936A (en) * 1989-12-15 1991-08-14 Fujitsu General Ltd Parity circuit
US9075742B2 (en) 2009-09-09 2015-07-07 Kabushiki Kaisha Toshiba Memory device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03186936A (en) * 1989-12-15 1991-08-14 Fujitsu General Ltd Parity circuit
US9075742B2 (en) 2009-09-09 2015-07-07 Kabushiki Kaisha Toshiba Memory device

Also Published As

Publication number Publication date
JPS5736680B2 (en) 1982-08-05

Similar Documents

Publication Publication Date Title
JPS57176581A (en) Control mechanism for magnetic storage device
JPS5694593A (en) Storage device
EP0231380A4 (en) Method of recording data onto an optical data recording card
JPS5590000A (en) Error detection system for memory
JPS55125597A (en) Semiconductor memory circuit
JPS5318925A (en) Memory control unit
JPS55163697A (en) Memory device
JPS57100698A (en) Error correction system
JPS5424612A (en) Error detecting system of data memory device
JPS5562515A (en) Medium write error processing system
JPS5622291A (en) Bit error correction method for memory
JPS5671894A (en) Memory storage system
JPS5569858A (en) Error detection and correction system
JPS55157043A (en) Information processor
JPS57100697A (en) Error correction system
JPS5350813A (en) Information memory device
JPS52102015A (en) Checking system for multitrack magnetic recorder/reproducer
JPS5451811A (en) External memory control device
JPS5563420A (en) Detector for data train
JPS5537625A (en) Data storing read system
JPS5562518A (en) Medium write error processing system
JPS54131831A (en) Memory unit
JPS5694599A (en) Hard error detection system for memory element
JPS53136811A (en) Magnetic card rerecorder
JPS5683900A (en) Buffer recording device