JPS555539A - Ad converter of non-linear quantization - Google Patents
Ad converter of non-linear quantizationInfo
- Publication number
- JPS555539A JPS555539A JP7838378A JP7838378A JPS555539A JP S555539 A JPS555539 A JP S555539A JP 7838378 A JP7838378 A JP 7838378A JP 7838378 A JP7838378 A JP 7838378A JP S555539 A JPS555539 A JP S555539A
- Authority
- JP
- Japan
- Prior art keywords
- fed
- circuit
- signal
- compression
- converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000013139 quantization Methods 0.000 title abstract 2
- 230000006835 compression Effects 0.000 abstract 3
- 238000007906 compression Methods 0.000 abstract 3
- 230000003111 delayed effect Effects 0.000 abstract 3
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
PURPOSE: To obtain sufficient accuracy without performance requirements in high degree to operational amplifiers and so on, by detecting the level of analog signal before sample hold and performing the next processing through obtaining the presence of necessity for the compression of waveform.
CONSTITUTION: Analog input signal is fed to the analog delay circuit 2 and the voltage comparator 8 via the low pass filter 1, and the signal delayed in the circuit 2 is fed to one terminal a of the electronic switch 4 directly if no compression for the signal delayed in the circuit 2 is requred, and it is fed to another terminal b of the switch 4 after the compression at the resistor attenuator 3 if required. After that, this output is amplified at the amplifier 5, sample-held at the sample hold circuit 6 being into the digital signal at the A/D converter 7 for linear quantization. On the other hand, at the voltage comparator 8, the input signal is compared into a given level, and it is fed to the switch 4 via the OR gate 12 after being latched at the latch circuits 9 to 11. Further, the output of the gate 12 is delayed at the digital delay circuit 13 and outputted to the poststate with the converter 7.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7838378A JPS555539A (en) | 1978-06-27 | 1978-06-27 | Ad converter of non-linear quantization |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7838378A JPS555539A (en) | 1978-06-27 | 1978-06-27 | Ad converter of non-linear quantization |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS555539A true JPS555539A (en) | 1980-01-16 |
Family
ID=13660483
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7838378A Pending JPS555539A (en) | 1978-06-27 | 1978-06-27 | Ad converter of non-linear quantization |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS555539A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56132021A (en) * | 1980-03-19 | 1981-10-16 | Hitachi Ltd | Analogue and digital converter |
-
1978
- 1978-06-27 JP JP7838378A patent/JPS555539A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56132021A (en) * | 1980-03-19 | 1981-10-16 | Hitachi Ltd | Analogue and digital converter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS57138208A (en) | Power detecting circuit and gain control circuit using it | |
| JPS56137598A (en) | Sample hold circuit | |
| KR970072652A (en) | Automatic gain control method and automatic gain control device | |
| JPS55118221A (en) | Comparison circuit | |
| US3551839A (en) | Automatic ranging circuitry | |
| JPS5595816A (en) | Measurement value processor for engine control sensor | |
| JPS54100652A (en) | Sampler | |
| JPS60197016A (en) | Analog-digital converting circuit device | |
| JPS57207867A (en) | High resolution peak value measuring circuit by expansion of differential voltage | |
| JPS57133733A (en) | Measuring device for digital transmission characteristics | |
| JPS5513588A (en) | Sampling circuit | |
| JPS5470719A (en) | Binary coding circuit | |
| JPS5460587A (en) | Radar receiving device | |
| JPS5582540A (en) | Analog digital conversion unit | |
| JPS642100A (en) | Digital distortion adding device | |
| SE9004077D0 (en) | PROVIDED TO DIGITALIZE A METAL SIGNAL AND A DIGITALIZATION CIRCLE IN REAL TIME BEFORE IMPLEMENTING THE SET | |
| JPS6429024A (en) | Digital peak detector | |
| JPS55154877A (en) | Picture signal processing system | |
| JPS55143451A (en) | Signal level measuring instrument | |
| JPS52141163A (en) | Sample hold circuit | |
| JPS5718123A (en) | Analog-to-digital converter | |
| JPS5537011A (en) | Amplifier | |
| JPS54153676A (en) | Partial discharge measuring apparatus | |
| JPS54134678A (en) | Effective value measuring apparatus | |
| JPS55124113A (en) | Focusing detector |