JPS5580949A - Carrier wave regenerating circuit - Google Patents
Carrier wave regenerating circuitInfo
- Publication number
- JPS5580949A JPS5580949A JP13603878A JP13603878A JPS5580949A JP S5580949 A JPS5580949 A JP S5580949A JP 13603878 A JP13603878 A JP 13603878A JP 13603878 A JP13603878 A JP 13603878A JP S5580949 A JPS5580949 A JP S5580949A
- Authority
- JP
- Japan
- Prior art keywords
- carrier
- pll
- output
- circuit
- mixers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001172 regenerating effect Effects 0.000 title 1
- 230000001629 suppression Effects 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
- H04L27/2275—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses the received modulated signals
- H04L27/2277—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses the received modulated signals using remodulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
PURPOSE:To facilitate the security of the C (carrier)/N (noise) nescesary for the regenerated carrier by applying the noise suppression via the sample holding circuit to the noise suppression via the PLL at the carrier regenerator circuit. CONSTITUTION:The digital phase modulation wave is delivered from A/D converters 62 and 62' after the phase comparison given with the regenerated carrier of PLL 5 at demodulator 6. For the output of converter 62', the clock is extracted through clock extractor circuit 7. The output of demodulator 6 is applied also to reverse modulator 4 and then receives the reverse modulation by the input signal at mixers 42 and 42'. The outputs of mixers 42 and 42' are compounded at hybrid 43 and then supplied to PLL 5 in the form of the non-modulated carrier. One output of hybrid 55 is compared with the input of the non-modulated carrier at the phase comparator, and the voltage corresponding to the phase difference is applied to sample holding circuit 52 to be used as the control signal for VCO 54.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13603878A JPS5580949A (en) | 1978-11-04 | 1978-11-04 | Carrier wave regenerating circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13603878A JPS5580949A (en) | 1978-11-04 | 1978-11-04 | Carrier wave regenerating circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5580949A true JPS5580949A (en) | 1980-06-18 |
| JPS6145908B2 JPS6145908B2 (en) | 1986-10-11 |
Family
ID=15165718
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13603878A Granted JPS5580949A (en) | 1978-11-04 | 1978-11-04 | Carrier wave regenerating circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5580949A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57129056A (en) * | 1981-02-02 | 1982-08-10 | Nec Corp | Carrier wave extracting device |
| EP0141466A3 (en) * | 1983-11-07 | 1985-06-19 | Koninklijke Philips Electronics N.V. | Sampled costas loop |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62200415U (en) * | 1986-06-13 | 1987-12-21 |
-
1978
- 1978-11-04 JP JP13603878A patent/JPS5580949A/en active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57129056A (en) * | 1981-02-02 | 1982-08-10 | Nec Corp | Carrier wave extracting device |
| EP0141466A3 (en) * | 1983-11-07 | 1985-06-19 | Koninklijke Philips Electronics N.V. | Sampled costas loop |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6145908B2 (en) | 1986-10-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4068199A (en) | Digital phase-locked loop frequency modulator | |
| ATE51478T1 (en) | DIGITAL DEMODULATOR. | |
| IE791644L (en) | Carrier regeneration | |
| JPS5718145A (en) | Signal separation system | |
| JPS52149951A (en) | Carrier regeneration circuit | |
| JPS5725755A (en) | Waveform superposed fsk modulator | |
| US3927378A (en) | Demodulator | |
| JPS54133812A (en) | Phase synchronous circuit | |
| JPS5531328A (en) | Modulator | |
| JPS5480030A (en) | Process circuit for carrier chrominance signal | |
| JPS558128A (en) | Phase synchronous control circuit | |
| CA1179024A (en) | Suppressed clock extraction by a phase locked loop | |
| JPS54129813A (en) | Composite modulation system | |
| JPS54112154A (en) | Carrier regenerating circuit | |
| JPS53132964A (en) | Frequency deviation modulator | |
| JPS55100770A (en) | Clock regenerating device | |
| JPS5588458A (en) | Modulation system | |
| JPS54114028A (en) | Direct phase reproducing device | |
| JPS5449010A (en) | Removing system for phase indeterminacy | |
| JPS55138951A (en) | Carrier wave regeneration device | |
| JPS5472614A (en) | Sampling control phase synchronous circuit | |
| JPS5585161A (en) | Msk modulation unit | |
| JPS6145908B2 (en) | ||
| JPS5518165A (en) | Phase locked loop circuit | |
| JPS5255461A (en) | Tank circuit |