JPS5593348A - Clock reproduction unit - Google Patents
Clock reproduction unitInfo
- Publication number
- JPS5593348A JPS5593348A JP142879A JP142879A JPS5593348A JP S5593348 A JPS5593348 A JP S5593348A JP 142879 A JP142879 A JP 142879A JP 142879 A JP142879 A JP 142879A JP S5593348 A JPS5593348 A JP S5593348A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- mixers
- reproduction
- phase
- cosomegat
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
- H04L7/0274—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit with Costas loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To supply stable clock to the signal processing section, by performing phase synchronism between the clock picked up from the reception signal and stable clock provided in the communication system, in the digital communication such as time sharing multiplex connection. CONSTITUTION:The clock piked up at the clock reproduction circuit 2 from the reception signal from the terminal 1 is synthesized in the synthesis circuit 11 through the two processes consisting of the phase detectors 5a, 5b, low pass filters 8a, 8b, sample hold circuits 9a, 9b and mixers 6a, 6b respectively. On the other hand, the reference clock input 4 is fed to the phase detectors 5a, 5b and mixers 6a, 6b constituting the said two processes with the phase of 90 deg.. Taking the reproduction clock as Cos(omegat+theta) and reference clock as Cosomegat, the output of the mixers 6a, 6b is -Costheta.Cosomegat+Sintheta Sinomegat and the synthesized output is Cos(omegat+theta). Further, if the input is present at the control terminal 10, the sample hold circuits 9a, 9b store the synchronizing state and the clock can be assured even with the absence of reproduction clock.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP142879A JPS5593348A (en) | 1979-01-08 | 1979-01-08 | Clock reproduction unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP142879A JPS5593348A (en) | 1979-01-08 | 1979-01-08 | Clock reproduction unit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5593348A true JPS5593348A (en) | 1980-07-15 |
Family
ID=11501178
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP142879A Pending JPS5593348A (en) | 1979-01-08 | 1979-01-08 | Clock reproduction unit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5593348A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012085142A (en) * | 2010-10-13 | 2012-04-26 | Fujitsu Ltd | Clock regeneration circuit and clock data regeneration circuit |
-
1979
- 1979-01-08 JP JP142879A patent/JPS5593348A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012085142A (en) * | 2010-10-13 | 2012-04-26 | Fujitsu Ltd | Clock regeneration circuit and clock data regeneration circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5563166A (en) | Continuous transmission system for picture information | |
| JPS55143848A (en) | Wide band receiving circuit | |
| DE3277052D1 (en) | Videosignal mixing circuit | |
| JPS5593347A (en) | Clock reproduction unit | |
| JPS5377102A (en) | Fm stereo demodulating circuit | |
| JPS5593351A (en) | Clock reproduction unit | |
| JPS5537013A (en) | Facsimile device | |
| JPS52144909A (en) | Transmission by clock folding | |
| JPS5574279A (en) | Transmission unit of digital video signal | |
| MY104835A (en) | Color display system | |
| JPS545318A (en) | Rejection system of interferring distortion caused in demodulation signal due to interference between fm signals | |
| JPS5232222A (en) | Sampling pulse producting circuit | |
| JPS5637788A (en) | Memory device | |
| JPS5621219A (en) | Request receiving and selecting unit | |
| JPS6468004A (en) | Rat race mixer | |
| JPS5430060A (en) | Dislocation detecting circuit | |
| JPS5599864A (en) | Absorbing unit for timing fluctuation | |
| JPS5377133A (en) | Special effect generator | |
| JPS53144247A (en) | Phase-shifting circuit | |
| JPS5596779A (en) | Demodulation unit | |
| JPS569825A (en) | Input-output channel unit | |
| JPS57207452A (en) | Phase shift system for sinusoidal sampling value serial signal | |
| JPS5371514A (en) | Data receiver | |
| JPS52132728A (en) | Color signal processing circuit | |
| JPS5635576A (en) | Waveform compensator |