JPS5595444A - Externally-synchronous scrambler/descrambler system - Google Patents

Externally-synchronous scrambler/descrambler system

Info

Publication number
JPS5595444A
JPS5595444A JP356979A JP356979A JPS5595444A JP S5595444 A JPS5595444 A JP S5595444A JP 356979 A JP356979 A JP 356979A JP 356979 A JP356979 A JP 356979A JP S5595444 A JPS5595444 A JP S5595444A
Authority
JP
Japan
Prior art keywords
signal
level
dscr
frame
initial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP356979A
Other languages
Japanese (ja)
Inventor
Koji Aoki
Hiroshi Tokimasa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP356979A priority Critical patent/JPS5595444A/en
Publication of JPS5595444A publication Critical patent/JPS5595444A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To attain the acquisition of synchronism in a short time while preventing an influence of a transmission error of a reception side, by using an external synchronization system for multi-level transmission. CONSTITUTION:Input information signal INS is made random by scrambler SCR and a multi-level signal from multi-leveling COD is transmitted with a frame signal added COD; and a reception side converts DEC the multi-level signal into a binary signal and then regenerates the same signal as signal INS by descrambler DSCR. In this case, SCR and DSCR are equipped with random pulse generation parts RG1, RG2 and RG3 respectively, and RG2 is initialized by the output signal of RG1 and actuated by a pulse of a frame period. Then, the initial-state setting information of RG 2 is inserted by a frame signal by a specific level of the multi-level signal and sent out, and DSCR is actuated according to initial-state information expressed by the level of the frame signal received.
JP356979A 1979-01-16 1979-01-16 Externally-synchronous scrambler/descrambler system Pending JPS5595444A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP356979A JPS5595444A (en) 1979-01-16 1979-01-16 Externally-synchronous scrambler/descrambler system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP356979A JPS5595444A (en) 1979-01-16 1979-01-16 Externally-synchronous scrambler/descrambler system

Publications (1)

Publication Number Publication Date
JPS5595444A true JPS5595444A (en) 1980-07-19

Family

ID=11561063

Family Applications (1)

Application Number Title Priority Date Filing Date
JP356979A Pending JPS5595444A (en) 1979-01-16 1979-01-16 Externally-synchronous scrambler/descrambler system

Country Status (1)

Country Link
JP (1) JPS5595444A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60210044A (en) * 1984-04-03 1985-10-22 Nec Corp Transmitting and receiving device of error correction code
JPH0411424A (en) * 1990-04-27 1992-01-16 Nec Corp Reset type scramble code transmission system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60210044A (en) * 1984-04-03 1985-10-22 Nec Corp Transmitting and receiving device of error correction code
JPH0411424A (en) * 1990-04-27 1992-01-16 Nec Corp Reset type scramble code transmission system

Similar Documents

Publication Publication Date Title
EP0635771A4 (en) Data transmission/reception system of electronic timepiece.
ES466778A1 (en) Sound-in-video television transmission
JPS5595444A (en) Externally-synchronous scrambler/descrambler system
JPS5753163A (en) Preventing system for false acquisition of synchronization in start-stop synchronizing transmission system
EP0169912A4 (en) Data transmission system.
JPS55149553A (en) Specific pulse inserting and removing circuit in data transmission system
JPS5595445A (en) Externally-synchronous scrambler/descrambler system
JPS53132938A (en) Two-way data transmitter
JPS5279815A (en) Transmitting and receiving circuit
JPS543402A (en) Privacy communication system
JPS55120240A (en) Supervisory signal transmission system
JPS55115756A (en) Data transmission system
JPS647828A (en) Frame synchronizing system
JPS57157660A (en) Signal transmission system
JPS54161216A (en) Time-division communication system
JPS56125133A (en) Scramble system
JPS5689148A (en) Radio device of switching without instantaneous break
JPS6417595A (en) Remote control method
JPS56158548A (en) Frame synchronism returning circuit
JPS5647150A (en) Received data control system
JPS5553934A (en) Time-division multiple transmission system
JPS57138240A (en) Hairpin network
DE3363042D1 (en) System for decoding control signals transmitted by a group of cyclical and synchronized pulse transmitters
JPS54146652A (en) Systen for transmitting telemetering multi origination information
JPS5491004A (en) Data transmission circuit