JPS56143048A - Analog input device - Google Patents
Analog input deviceInfo
- Publication number
- JPS56143048A JPS56143048A JP4610480A JP4610480A JPS56143048A JP S56143048 A JPS56143048 A JP S56143048A JP 4610480 A JP4610480 A JP 4610480A JP 4610480 A JP4610480 A JP 4610480A JP S56143048 A JPS56143048 A JP S56143048A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- analog input
- code
- section
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/05—Digital input using the sampling of an analogue quantity at regular intervals of time, input from a/d converter or output to d/a converter
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To simplify the hardware and to reduce the cost, by storing the digital signal obtained at the input section to the address area of the main memory section to be selected, in the input device of DMA system handling a lot of analog input signals. CONSTITUTION:The analog input signal (ans) in sampling hold at the sampling hold circuit 110 of analog input sections 1011-1012 is added with the code SC in 2 bits which is specific in itself at the analog input controller 112, and it is transferred to the DMA interface section 103 according to the priority. One memory address MA is selectively output according to the code SC and fed to the memory 105 via the interface, and the data stored in the input data register is transferred to the memory 105 and stored in the memory area designated with the code SC specific to the memory 105. Thus, the transfer of memory address is made unnecessary, allowing to avoid the lowering of transfer speed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4610480A JPS56143048A (en) | 1980-04-08 | 1980-04-08 | Analog input device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4610480A JPS56143048A (en) | 1980-04-08 | 1980-04-08 | Analog input device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS56143048A true JPS56143048A (en) | 1981-11-07 |
Family
ID=12737681
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4610480A Pending JPS56143048A (en) | 1980-04-08 | 1980-04-08 | Analog input device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56143048A (en) |
-
1980
- 1980-04-08 JP JP4610480A patent/JPS56143048A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0141742A3 (en) | Buffer system for input/output portion of digital data processing system | |
| JPS5455132A (en) | Input-output control system | |
| JPS56143048A (en) | Analog input device | |
| JPS5510614A (en) | Controller | |
| JPS57201925A (en) | Input/output port selecting device | |
| JPS573126A (en) | Input and output controlling system | |
| JPS57105019A (en) | Data transfer controlling system | |
| SE7710847L (en) | DEVICE FOR GENERATING FOR A SELECTED ANALOG SIGNAL EXCELLENT DIGITAL DATA | |
| JPS6479848A (en) | Data processor | |
| JPS56168256A (en) | Data processor | |
| JPS5421229A (en) | Data fetch system | |
| JPS5381019A (en) | Control system for variable length data access | |
| JPS5533282A (en) | Buffer control system | |
| JPS5478635A (en) | Data transfer control circuit | |
| JPS6459572A (en) | Data collecting device | |
| JPS57129521A (en) | Analog-to-digital converting system | |
| JPS5510216A (en) | Direct memory access control system | |
| JPS5498138A (en) | Input/output control system | |
| JPS5541560A (en) | Data transfer system of variable burst mode | |
| JPS57178533A (en) | Data transmission controlling interface with memory | |
| JPS56114026A (en) | Data processor | |
| JPS5787608A (en) | Offset rejecting system cuased at output of differential amplifier | |
| EP0024720A3 (en) | Circuitry for processing data in a data processing system consisting of a central processor, a main memory and an interposed buffer memory | |
| JPS5760423A (en) | Data transfer system | |
| JPS56143047A (en) | Analog input device |