JPS5624624A - Logic tracer - Google Patents
Logic tracerInfo
- Publication number
- JPS5624624A JPS5624624A JP10004579A JP10004579A JPS5624624A JP S5624624 A JPS5624624 A JP S5624624A JP 10004579 A JP10004579 A JP 10004579A JP 10004579 A JP10004579 A JP 10004579A JP S5624624 A JPS5624624 A JP S5624624A
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- clock
- measured
- sample data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
PURPOSE: To automatically control the start and completion of trace by corresponding the sample data of the data to be measured to the time series to have such a construction as to extract the generation of a predetermined condition.
CONSTITUTION: After the trigger TR is given, the trace data memory 1 in which the data DT to be measured is recorded in time series and synchronously with the clock CL, the sample data line memory 2 in which the smaple data is stored in time series, and a comparison circuit 3 are disposed. The test object data processing device carries out the processing and the data DT becomes the data A, then the comparison circuit 11 produces a coincidence output to set FF13 and at this time, the memory 2 outputs the data A as the sample data and thereafter synchronizes with the clock CL to output the sample data P, Q, R... following the data A successively. Then, at a certain time point, when the data to be measured does not coincide with the sample data, the circuit 3 at this point forms the trigger TR as a logic "1" and thereafter, the memory 1 synchronizes with the clock CL to record the data DT successively.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10004579A JPS5624624A (en) | 1979-08-06 | 1979-08-06 | Logic tracer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10004579A JPS5624624A (en) | 1979-08-06 | 1979-08-06 | Logic tracer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5624624A true JPS5624624A (en) | 1981-03-09 |
Family
ID=14263528
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10004579A Pending JPS5624624A (en) | 1979-08-06 | 1979-08-06 | Logic tracer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5624624A (en) |
-
1979
- 1979-08-06 JP JP10004579A patent/JPS5624624A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5624624A (en) | Logic tracer | |
| JPS5342514A (en) | Video information processing system | |
| JPS55113200A (en) | Checking method for ic memory | |
| JPS5611503A (en) | Control method of timing | |
| JPS55163697A (en) | Memory device | |
| JPS5530735A (en) | Input/output control device | |
| JPS5293361A (en) | Automatic tester | |
| JPS5567853A (en) | Logic device | |
| JPS5313477A (en) | Operating time measuring system for mechanism | |
| JPS5210767A (en) | Clock tester | |
| JPS5370415A (en) | Synchronizing circuit for magnetic memory | |
| JPS5637573A (en) | Integrated circuit with tracer memory | |
| JPS55112655A (en) | Information processor | |
| JPS5245358A (en) | Device for determining normal values of plant data | |
| JPS5427370A (en) | Edge processing method in pattern test | |
| JPS5379329A (en) | Test method of memory circuit | |
| JPS5694294A (en) | Program timer device | |
| JPS5619158A (en) | Logic tracer | |
| JPS5232236A (en) | Testing device for interrupt processing circuit | |
| JPS5651074A (en) | Address trace system | |
| JPS5453839A (en) | Magnetic bubble memory | |
| JPS5422137A (en) | Bus line chekcing device | |
| JPS5794841A (en) | Data editing system | |
| JPS5366138A (en) | Testing method for data processor | |
| JPS5367086A (en) | Logic sequence system |