JPS5641585A - Memory - Google Patents

Memory

Info

Publication number
JPS5641585A
JPS5641585A JP11502079A JP11502079A JPS5641585A JP S5641585 A JPS5641585 A JP S5641585A JP 11502079 A JP11502079 A JP 11502079A JP 11502079 A JP11502079 A JP 11502079A JP S5641585 A JPS5641585 A JP S5641585A
Authority
JP
Japan
Prior art keywords
electric power
inverter
functions
ram
rom
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11502079A
Other languages
Japanese (ja)
Inventor
Sadahiro Yasuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP11502079A priority Critical patent/JPS5641585A/en
Publication of JPS5641585A publication Critical patent/JPS5641585A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory

Landscapes

  • Static Random-Access Memory (AREA)

Abstract

PURPOSE:To make it possible to maintain memory even while electric power supply is cut off by displaying functions of ROM by applying two inverters, constituting RAM, with difference voltages from different electric power sources. CONSTITUTION:The 1st inverter, consisting of enhancement transistor Q3 and depletion load transistor QD1 constituting FF as a RAM cell, and the 2nd inverter constituted similarly are connected to different electric power sources Vcc1 and Vcc2. When both the electric power sources are biased by the same voltage, the RAM cell functions as RAM, grounding only the other electric power source Vcc2, etc., develops voltage Vcc1 at the output of the inverter connected to electric power source Vcc1, and the other inverter functions as ROM by determining data that the cell has so that its output is at the earth level. Therefore, the operation with ROM functions makes it possible to maintain memory even with the electric power supply cut off.
JP11502079A 1979-09-07 1979-09-07 Memory Pending JPS5641585A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11502079A JPS5641585A (en) 1979-09-07 1979-09-07 Memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11502079A JPS5641585A (en) 1979-09-07 1979-09-07 Memory

Publications (1)

Publication Number Publication Date
JPS5641585A true JPS5641585A (en) 1981-04-18

Family

ID=14652250

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11502079A Pending JPS5641585A (en) 1979-09-07 1979-09-07 Memory

Country Status (1)

Country Link
JP (1) JPS5641585A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5051958A (en) * 1984-11-13 1991-09-24 Fujitsu Limited Nonvolatile static memory device utilizing separate power supplies
US5159571A (en) * 1987-12-29 1992-10-27 Hitachi, Ltd. Semiconductor memory with a circuit for testing characteristics of flip-flops including selectively applied power supply voltages
JPH0586835U (en) * 1992-04-28 1993-11-22 昭和電工株式会社 Card holding structure for container box

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5051958A (en) * 1984-11-13 1991-09-24 Fujitsu Limited Nonvolatile static memory device utilizing separate power supplies
US5159571A (en) * 1987-12-29 1992-10-27 Hitachi, Ltd. Semiconductor memory with a circuit for testing characteristics of flip-flops including selectively applied power supply voltages
JPH0586835U (en) * 1992-04-28 1993-11-22 昭和電工株式会社 Card holding structure for container box

Similar Documents

Publication Publication Date Title
SE8306550D0 (en) STROMKELLA FOR LIGHT REAR WELDING
JPS5641585A (en) Memory
NL7504072A (en) ELECTROCHEMICAL CELL WITH GRADUALLY VARIOUS OUTPUT VOLTAGE.
CH645238GA3 (en)
EP0081208A3 (en) Static memory cell
JPS53126120A (en) No-break power unit
JPS522266A (en) Mos push-pull circuit
GB2013377A (en) Voltage regulator
JPS52146158A (en) Inverter circuit
JPS5423443A (en) Arithmetic circuit
JPS5246736A (en) Semiconductor storage circuit
JPS54114056A (en) Ternary logic circuit
JPS5258450A (en) Transistor output circuit
JPS5525149A (en) Electric power circuit
JPS5319065A (en) Electronic timepiece
JPS55162603A (en) Crystal oscillation circuit
JPS564931A (en) Driving circuit for active element
JPS53148989A (en) Mis-type semiconductor memory device
JPS55112038A (en) Bootstrap-type circuit
JPS5469930A (en) Nonvolatile memory read-out circuit
CH629933B (en) POWER SUPPLY UNIT.
JPS57152593A (en) Insulated gate type storing circuit
JPS5342347A (en) Constant voltage power source
JPS53140070A (en) Electronic watch
JPS55111158A (en) Semiconductor circuit