JPS573125A - Data transfer controlling system - Google Patents
Data transfer controlling systemInfo
- Publication number
- JPS573125A JPS573125A JP7617680A JP7617680A JPS573125A JP S573125 A JPS573125 A JP S573125A JP 7617680 A JP7617680 A JP 7617680A JP 7617680 A JP7617680 A JP 7617680A JP S573125 A JPS573125 A JP S573125A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- transfer
- switch
- dma
- selecting switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Abstract
PURPOSE:To switch transfer busses selectively, by providing a bus selecting switch to switch transfer busses selectively and by causing a direct memory access device to operate the transfer bus selecting switch at the autoload completion time. CONSTITUTION:When a data frame 40 reaches a transmission control interface adapter 33 through a transmission line 37, a direct memory access device (DMAC) 32 DMA-transfers the first data field 41 to the first local memory 12 through a DMA bus and a bus selecting switch 31. When autoload is performed simultaneously with transfer completion, a bus is selected by a signal line 35, and the bus selecting switch 31 is switched to be connected to the second local memory 22, and the second data field 42 is DMA-transferred to the second local memory 22 in the same manner.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7617680A JPS573125A (en) | 1980-06-06 | 1980-06-06 | Data transfer controlling system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7617680A JPS573125A (en) | 1980-06-06 | 1980-06-06 | Data transfer controlling system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS573125A true JPS573125A (en) | 1982-01-08 |
Family
ID=13597787
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7617680A Pending JPS573125A (en) | 1980-06-06 | 1980-06-06 | Data transfer controlling system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS573125A (en) |
-
1980
- 1980-06-06 JP JP7617680A patent/JPS573125A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS57117027A (en) | Signal sending and receiving circuit | |
| JPS5463634A (en) | Bus controller | |
| ES458222A1 (en) | Common polling logic for input/output interrupt or cycle steal data transfer requests | |
| JPS573125A (en) | Data transfer controlling system | |
| JPS56110125A (en) | Data processing device | |
| JPS5798007A (en) | Unit for controlling remote input and output in programmable logical controller | |
| JPS5769329A (en) | Dividing circuit of processor control signal | |
| JPS5745657A (en) | Storage device | |
| JPS56168256A (en) | Data processor | |
| JPS57197631A (en) | Method of controlling information processing system | |
| JPS5487148A (en) | Data processing system by multiplex processor | |
| JPS56146344A (en) | Terminal control device | |
| JPS5563423A (en) | Data transfer system | |
| JPS5643850A (en) | Intermultiplexer communication control system | |
| JPS56118164A (en) | Processor of video information | |
| JPS5654509A (en) | Sequence controller | |
| JPS57111725A (en) | Data transmission control system | |
| JPS57206949A (en) | Data processing device | |
| JPS5622157A (en) | Process system multiplexing system | |
| JPS5745659A (en) | Memory address managing device | |
| JPS5710857A (en) | Function extending device of microcomputer peripheral equipment | |
| JPS57136239A (en) | Device address switching system | |
| JPS54137940A (en) | Multi-data processor | |
| JPS54101631A (en) | Bus control system | |
| JPS56165998A (en) | Memory control system |