JPS574609A - Digital mixing device - Google Patents

Digital mixing device

Info

Publication number
JPS574609A
JPS574609A JP7954680A JP7954680A JPS574609A JP S574609 A JPS574609 A JP S574609A JP 7954680 A JP7954680 A JP 7954680A JP 7954680 A JP7954680 A JP 7954680A JP S574609 A JPS574609 A JP S574609A
Authority
JP
Japan
Prior art keywords
circuit
supplied
channel
optional
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7954680A
Other languages
Japanese (ja)
Other versions
JPS6324329B2 (en
Inventor
Susumu Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP7954680A priority Critical patent/JPS574609A/en
Publication of JPS574609A publication Critical patent/JPS574609A/en
Publication of JPS6324329B2 publication Critical patent/JPS6324329B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers

Landscapes

  • Stereophonic System (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

PURPOSE:To realize a correspondence to any type of specifications just through a change given to an operation part and a control signal generating circuit, by giving mixing to an optional channel signal into an optional combination with an optional level. CONSTITUTION:The digital signal of m channel supplied from an input terminal 6 is converted into a set level through an input interface circuit 7 and supplied to a multiplier 16 after time-division multiplication applied with every channel through a multiplex circuit 8. While the data obtained by an A/D converting means 10 is stored temporarily in a memory circuit 11. The operating information like a fader that is delivered from the circuit 11 and the zero signal supplied from a zero-level data generator 12 are switched through a selector circuit 13. This switching is carried out by the output of a switch signal generating circuit 14 consisting of a parallel input/series output shift register or the like that read the value set by a setting switch group 15. The result of the multiplier 16 is added and accumulated by an accumulator 17.
JP7954680A 1980-06-11 1980-06-11 Digital mixing device Granted JPS574609A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7954680A JPS574609A (en) 1980-06-11 1980-06-11 Digital mixing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7954680A JPS574609A (en) 1980-06-11 1980-06-11 Digital mixing device

Publications (2)

Publication Number Publication Date
JPS574609A true JPS574609A (en) 1982-01-11
JPS6324329B2 JPS6324329B2 (en) 1988-05-20

Family

ID=13692990

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7954680A Granted JPS574609A (en) 1980-06-11 1980-06-11 Digital mixing device

Country Status (1)

Country Link
JP (1) JPS574609A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5970011A (en) * 1982-10-14 1984-04-20 Fujitsu Ltd Digital gain adjusting circuit
JPS6438830U (en) * 1987-08-31 1989-03-08
JPH01221016A (en) * 1987-12-18 1989-09-04 Unisys Corp Wide deviation tracking filter

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5970011A (en) * 1982-10-14 1984-04-20 Fujitsu Ltd Digital gain adjusting circuit
JPS6438830U (en) * 1987-08-31 1989-03-08
JPH01221016A (en) * 1987-12-18 1989-09-04 Unisys Corp Wide deviation tracking filter

Also Published As

Publication number Publication date
JPS6324329B2 (en) 1988-05-20

Similar Documents

Publication Publication Date Title
US4018125A (en) Electronic musical instrument
RU97101003A (en) STATISTICAL SEALING DEVICE WITH TEMPORARY DIVISION OF CHANNELS
US3984829A (en) Circuit arrangement for converting analog signals into PCM signals and PCM signals into analog signals
JPS5762650A (en) Dial device for telephone
JPS5484904A (en) Terminal unit for broadcast transmission
JPS56131245A (en) Signal detecting circuit
JPS57143992A (en) Transmitting and receiving circuit for digital signal
EP0117357A3 (en) Digital signal composing circuits
JPS5748153A (en) Picture element density converting system
JPS5510255A (en) Variable divider-multiplier circuit using n-channel filter
JPS56110362A (en) Circuit conversion system
JPS5550765A (en) Digital signal receiver
SU902297A1 (en) Device for transmitting frequency-modulated signals
SU936001A1 (en) Device for forming and transmitting information
JPS55134595A (en) Memory switch circuit
JPS5713542A (en) Data speed transducer
SU453664A1 (en) DEVICE FOR REGULATION OF RELATION OF EXPENSES
JPS5455111A (en) Digital agc system
SU944105A1 (en) Switching apparatus
JPS5537022A (en) Time division switching circuit net
JPS5628518A (en) Channel selection unit
JPS5689090A (en) Time sounding device
JPS55145429A (en) Digital-analog converter
JPS56115027A (en) Signal converter
FR2406357A1 (en) Circuit connecting subscriber line to telephone exchange - has balanced amplifier whose input is connected to one or other of two supply points (BE 17.4.79)