JPS5771047A - Random number generator - Google Patents

Random number generator

Info

Publication number
JPS5771047A
JPS5771047A JP55147133A JP14713380A JPS5771047A JP S5771047 A JPS5771047 A JP S5771047A JP 55147133 A JP55147133 A JP 55147133A JP 14713380 A JP14713380 A JP 14713380A JP S5771047 A JPS5771047 A JP S5771047A
Authority
JP
Japan
Prior art keywords
register
shift circuit
operator
signal line
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55147133A
Other languages
Japanese (ja)
Inventor
Hiroshi Kadota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55147133A priority Critical patent/JPS5771047A/en
Publication of JPS5771047A publication Critical patent/JPS5771047A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)

Abstract

PURPOSE:To achieve the LSI-implementation of a device by operating the contents and the output of a shift circuit after an initial value is set in the register, and then by rewriting the contents of the register onthe basis of the result of the operation. CONSTITUTION:When an adequate initial value is set in a register 1-1 by an initial-value setting circuit 1-4, its content are inputted to a shift circuit 1-2 and an operator 1-3 through a signal line 1-5. The shift circuit 1-2 inputs a value shifted by one bit to the operator 1-3 through a signal line to add both the values in mode P, and a random number as the operation result is outputted to a signal line 1-6 and also transferred to the register 1-1, whose contents are rewritten. Then, random numbers are generated successively only by the register-shift circuit 1-2 and operator 1-3.
JP55147133A 1980-10-21 1980-10-21 Random number generator Pending JPS5771047A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55147133A JPS5771047A (en) 1980-10-21 1980-10-21 Random number generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55147133A JPS5771047A (en) 1980-10-21 1980-10-21 Random number generator

Publications (1)

Publication Number Publication Date
JPS5771047A true JPS5771047A (en) 1982-05-01

Family

ID=15423303

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55147133A Pending JPS5771047A (en) 1980-10-21 1980-10-21 Random number generator

Country Status (1)

Country Link
JP (1) JPS5771047A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100434111B1 (en) * 2001-12-26 2004-06-04 한국전자통신연구원 Apparatus and method for generating pseudo random numbers

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100434111B1 (en) * 2001-12-26 2004-06-04 한국전자통신연구원 Apparatus and method for generating pseudo random numbers

Similar Documents

Publication Publication Date Title
JPS538528A (en) Memory circuit
JPS51149530A (en) Starting circuit for an inverter
JPS5771047A (en) Random number generator
JPS5261946A (en) Transistor circuit
JPS5299031A (en) Three value input detecting circuit
JPS5771046A (en) Random-number generator
JPS543441A (en) High-speed arithmetic system
JPS5351936A (en) High speed addition circuit
JPS5221760A (en) Input judgement circuit
JPS5438522A (en) Pulse width modulating inverter
JPS5225988A (en) Check device of sequence circuit
JPS5572261A (en) Logic unit
JPS5338343A (en) Display device
JPS5759207A (en) Monitoring system of sequence controller
JPS5232662A (en) Counter circuit
JPS5534581A (en) Counter device
JPS5642857A (en) Address control device
JPS5338939A (en) Variable bit length shift register unit
JPS56145412A (en) Interruption signal receiving circuit
JPS5210037A (en) Shift register circuit
JPS51114193A (en) Device for a complex electrode
JPS5682466A (en) Integrated logic chip device
JPS5422137A (en) Bus line chekcing device
JPS52118546A (en) Power source reset circuit
JPS5547542A (en) Testing circuit system of logic circuit