JPS58166468A - インタラプト・ダンプ出力処理方式 - Google Patents

インタラプト・ダンプ出力処理方式

Info

Publication number
JPS58166468A
JPS58166468A JP57050430A JP5043082A JPS58166468A JP S58166468 A JPS58166468 A JP S58166468A JP 57050430 A JP57050430 A JP 57050430A JP 5043082 A JP5043082 A JP 5043082A JP S58166468 A JPS58166468 A JP S58166468A
Authority
JP
Japan
Prior art keywords
dump
output
processing
input
interrupts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57050430A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6346861B2 (fr
Inventor
Tetsuo Fujimoto
哲男 藤本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57050430A priority Critical patent/JPS58166468A/ja
Publication of JPS58166468A publication Critical patent/JPS58166468A/ja
Publication of JPS6346861B2 publication Critical patent/JPS6346861B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
JP57050430A 1982-03-29 1982-03-29 インタラプト・ダンプ出力処理方式 Granted JPS58166468A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57050430A JPS58166468A (ja) 1982-03-29 1982-03-29 インタラプト・ダンプ出力処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57050430A JPS58166468A (ja) 1982-03-29 1982-03-29 インタラプト・ダンプ出力処理方式

Publications (2)

Publication Number Publication Date
JPS58166468A true JPS58166468A (ja) 1983-10-01
JPS6346861B2 JPS6346861B2 (fr) 1988-09-19

Family

ID=12858647

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57050430A Granted JPS58166468A (ja) 1982-03-29 1982-03-29 インタラプト・ダンプ出力処理方式

Country Status (1)

Country Link
JP (1) JPS58166468A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01205246A (ja) * 1988-02-10 1989-08-17 Mitsubishi Electric Corp 演算制御装置

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04137074U (ja) * 1991-06-12 1992-12-21 日本電気株式会社 光結合素子
JP6319326B2 (ja) * 2014-01-28 2018-05-09 富士通株式会社 情報処理装置の診断方法、情報処理装置の診断プログラムおよび情報処理装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01205246A (ja) * 1988-02-10 1989-08-17 Mitsubishi Electric Corp 演算制御装置

Also Published As

Publication number Publication date
JPS6346861B2 (fr) 1988-09-19

Similar Documents

Publication Publication Date Title
US6128641A (en) Data processing unit with hardware assisted context switching capability
US5038281A (en) Acceleration of system interrupts between operating systems in guest-host relationship
JPS58151655A (ja) 情報処理装置
JP2008522290A (ja) ハードウェアマルチスレッドシステムおよび方法
US5987258A (en) Register reservation method for fast context switching in microprocessors
US5551051A (en) Isolated multiprocessing system having tracking circuit for verifyng only that the processor is executing set of entry instructions upon initiation of the system controller program
Lett et al. TSS/360: A time-shared operating system
JPS58166468A (ja) インタラプト・ダンプ出力処理方式
EP1760580B1 (fr) Système et procédé de contrôle de transfert d'informations d'opérations de traitement
JPH0895798A (ja) データ処理装置
CN117891569A (zh) 一种基于eBPF的linux实时系统调试方法
CA1092714A (fr) Traitement etendu des interruptions
JP2671160B2 (ja) 例外処理方式
JPS6097440A (ja) 仮想多重プロセツサ装置
JPH0764802A (ja) リアルタイムシステムのシミュレーション装置
JP2932812B2 (ja) 言語処理プログラム実行装置
Tonik Development of executive routines, both hardware and software
JPS61180344A (ja) 高級言語のステツプ実行システム
JPH04128936A (ja) プログラム実行環境切換え方式
JP2591818B2 (ja) 補助機能の選択制御方法
JPS59189452A (ja) デ−タ処理装置用キユ−構造
JP2007213396A (ja) デバッグシステム、オペレーションシステム、デバッグ方法、プログラム
JPS61148535A (ja) 関数型/論理型言語処理装置
JPH02183342A (ja) 割込み制御装置
JPS6126091B2 (fr)