JPS588623B2 - 単一の4相変調搬送波上で2つの独立に調時された2進デ−タ信号を伝送する通信装置 - Google Patents

単一の4相変調搬送波上で2つの独立に調時された2進デ−タ信号を伝送する通信装置

Info

Publication number
JPS588623B2
JPS588623B2 JP5416975A JP5416975A JPS588623B2 JP S588623 B2 JPS588623 B2 JP S588623B2 JP 5416975 A JP5416975 A JP 5416975A JP 5416975 A JP5416975 A JP 5416975A JP S588623 B2 JPS588623 B2 JP S588623B2
Authority
JP
Japan
Prior art keywords
data
channel
signal
clock
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5416975A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5124109A (ja
Inventor
ウオルター・ジエイ・ギル
ジエームズ・エイ・メレンガー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
APANTETSUKU Inc
Original Assignee
APANTETSUKU Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/467,656 external-priority patent/US3931472A/en
Application filed by APANTETSUKU Inc filed Critical APANTETSUKU Inc
Publication of JPS5124109A publication Critical patent/JPS5124109A/ja
Publication of JPS588623B2 publication Critical patent/JPS588623B2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/14Monitoring arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03828Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
    • H04L25/03866Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using scrambling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • H04L27/227Demodulator circuits; Receiver circuits using coherent demodulation
    • H04L27/2275Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses the received modulated signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/02Channels characterised by the type of signal
    • H04L5/12Channels characterised by the type of signal the signals being represented by different phase modulations of a single carrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Power Engineering (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP5416975A 1974-05-07 1975-05-06 単一の4相変調搬送波上で2つの独立に調時された2進デ−タ信号を伝送する通信装置 Expired JPS588623B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/467,656 US3931472A (en) 1972-02-14 1974-05-07 Asynchronous quadriphase communications system and method

Publications (2)

Publication Number Publication Date
JPS5124109A JPS5124109A (ja) 1976-02-26
JPS588623B2 true JPS588623B2 (ja) 1983-02-16

Family

ID=23856589

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5416975A Expired JPS588623B2 (ja) 1974-05-07 1975-05-06 単一の4相変調搬送波上で2つの独立に調時された2進デ−タ信号を伝送する通信装置

Country Status (4)

Country Link
JP (1) JPS588623B2 (it)
CA (1) CA1035060A (it)
GB (1) GB1511343A (it)
IT (1) IT1035629B (it)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62201151U (it) * 1986-06-14 1987-12-22

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6134814A (ja) * 1984-07-27 1986-02-19 日立電線株式会社 遮水ケ−ブルの製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62201151U (it) * 1986-06-14 1987-12-22

Also Published As

Publication number Publication date
CA1035060A (en) 1978-07-18
GB1511343A (en) 1978-05-17
IT1035629B (it) 1979-10-20
JPS5124109A (ja) 1976-02-26

Similar Documents

Publication Publication Date Title
US4010323A (en) Digital timing recovery
US5065107A (en) Phase-locked loop bandwidth switching demodulator for suppressed carrier signals
US8300754B2 (en) Clock and data recovery with a data aligner
US4641323A (en) Multi-phase PSK demodulator
US4243941A (en) Digital signal receiver having a dual bandwidth tracking loop
GB2295071A (en) Coherent phase-shift keying detector
US4425666A (en) Data encoding and decoding communication system for three frequency FSK modulation and method therefor
US5040193A (en) Receiver and digital phase-locked loop for burst mode data recovery
US3931472A (en) Asynchronous quadriphase communications system and method
IL47894A (en) Apparatus for producing baud timing signal
US4276650A (en) Method of synchronizing a quadphase receiver and clock synchronization device for carrying out the method
EP0076008B1 (en) A receiver for ffsk modulated data signals
US4709378A (en) Arrangement for generating a clock signal
CA1137571A (en) Method of demodulating a quadphase coded data signal and receiver for carrying out the method
GB2276797A (en) Digital demodulation
US4153814A (en) Transition coding method for synchronous binary information and encoder and decoder employing the method
EP0275411A2 (en) Process for the radio broadcasting of digital signals, particularly of computer programs and data, and process and apparatus for the reception of said signals
JPS588623B2 (ja) 単一の4相変調搬送波上で2つの独立に調時された2進デ−タ信号を伝送する通信装置
US4760344A (en) Phase shift keying signal demodulation method and apparatus
US4780893A (en) Bit synchronizer
JPS6362931B2 (it)
US4686689A (en) Phase-locked loop circuit
US7136446B2 (en) Method and apparatus for data and clock recovery in a biphase-coded data signal
US6959051B2 (en) Clock regenerator for use in demodulating digital modulated signals
JP2536428B2 (ja) 同期検出回路