JPS59104788A - 半導体記憶装置 - Google Patents

半導体記憶装置

Info

Publication number
JPS59104788A
JPS59104788A JP57215022A JP21502282A JPS59104788A JP S59104788 A JPS59104788 A JP S59104788A JP 57215022 A JP57215022 A JP 57215022A JP 21502282 A JP21502282 A JP 21502282A JP S59104788 A JPS59104788 A JP S59104788A
Authority
JP
Japan
Prior art keywords
signal
circuit
state
pair
semiconductor memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57215022A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6310519B2 (2
Inventor
Tetsuya Iizuka
飯塚　哲哉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP57215022A priority Critical patent/JPS59104788A/ja
Publication of JPS59104788A publication Critical patent/JPS59104788A/ja
Publication of JPS6310519B2 publication Critical patent/JPS6310519B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
JP57215022A 1982-12-08 1982-12-08 半導体記憶装置 Granted JPS59104788A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57215022A JPS59104788A (ja) 1982-12-08 1982-12-08 半導体記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57215022A JPS59104788A (ja) 1982-12-08 1982-12-08 半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS59104788A true JPS59104788A (ja) 1984-06-16
JPS6310519B2 JPS6310519B2 (2) 1988-03-07

Family

ID=16665434

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57215022A Granted JPS59104788A (ja) 1982-12-08 1982-12-08 半導体記憶装置

Country Status (1)

Country Link
JP (1) JPS59104788A (2)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04195894A (ja) * 1990-11-27 1992-07-15 Nec Ic Microcomput Syst Ltd 非同期式ｒａｍ
JP2007536684A (ja) * 2004-06-22 2007-12-13 ミクロン テクノロジー，インコーポレイテッド メモリデバイスにおける動的リフレッシュを改善する装置及び方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54136239A (en) * 1978-04-14 1979-10-23 Nec Corp Integrated circuit
JPS57105884A (en) * 1980-12-24 1982-07-01 Fujitsu Ltd Cmos memory decoder circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54136239A (en) * 1978-04-14 1979-10-23 Nec Corp Integrated circuit
JPS57105884A (en) * 1980-12-24 1982-07-01 Fujitsu Ltd Cmos memory decoder circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04195894A (ja) * 1990-11-27 1992-07-15 Nec Ic Microcomput Syst Ltd 非同期式ｒａｍ
JP2007536684A (ja) * 2004-06-22 2007-12-13 ミクロン テクノロジー，インコーポレイテッド メモリデバイスにおける動的リフレッシュを改善する装置及び方法
KR101184517B1 (ko) * 2004-06-22 2012-09-19 미크론 테크놀로지,인코포레이티드 메모리 장치의 동적 리프레시를 개선하는 장치 및 방법

Also Published As

Publication number Publication date
JPS6310519B2 (2) 1988-03-07

Similar Documents

Publication Publication Date Title
JP4339532B2 (ja) セルフタイミング回路を有するスタティックメモリ
JP5080059B2 (ja) Ｓｒａｍデバイスの同じサイクルにおける読出動作及び書込動作の実行
US4766572A (en) Semiconductor memory having a bypassable data output latch
US4087704A (en) Sequential timing circuitry for a semiconductor memory
US20100232244A1 (en) Semiconductor memory device
KR0165159B1 (ko) 반도체 기억 장치
JPS59178685A (ja) 半導体記憶回路
US6175533B1 (en) Multi-port memory cell with preset
JPH06103781A (ja) メモリセル回路
US6556482B2 (en) Semiconductor memory device
JP4282408B2 (ja) 半導体記憶装置
JP2005085454A (ja) メモリアレイを含む集積回路装置、およびセンスアンプを有するメモリを組込んだ集積回路装置においてパワーゲートするための方法
US4985864A (en) Static random access memory having column decoded bit line bias
JPH03272087A (ja) 半導体記憶装置
JPH01119982A (ja) スタティック型ランダムアクセスメモリ
JPS6362839B2 (2)
US6188623B1 (en) Voltage differential sensing circuit and methods of using same
US8787086B1 (en) Inhibiting address transitions in unselected memory banks of solid state memory circuits
US7034572B2 (en) Voltage level shifting circuit and method
KR100793671B1 (ko) 반도체 기억 장치 및 프리차지 방법
JPH10334667A (ja) 半導体メモリ装置
US6597201B1 (en) Dynamic predecoder circuitry for memory circuits
EP0468463B1 (en) Semiconductor memory device
KR100264214B1 (ko) 반도체 메모리의 센스앰프 제어회로
JPS59104788A (ja) 半導体記憶装置