JPS59137634U - loop filter - Google Patents
loop filterInfo
- Publication number
- JPS59137634U JPS59137634U JP3022283U JP3022283U JPS59137634U JP S59137634 U JPS59137634 U JP S59137634U JP 3022283 U JP3022283 U JP 3022283U JP 3022283 U JP3022283 U JP 3022283U JP S59137634 U JPS59137634 U JP S59137634U
- Authority
- JP
- Japan
- Prior art keywords
- loop filter
- controlled oscillator
- voltage controlled
- darlington transistor
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Networks Using Active Elements (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図はPLLの基本ループを示すブロック図、 、第
2図A、 Bは従来のFM用・AM用ループフィルター
の回路図、第3図は従来のFM−AM共用ループフィル
ターの回路図、および第4図は本考案の ゛一実
施例よりなるFM、AM共用ループフィルターの回路図
である。Fig. 1 is a block diagram showing the basic loop of PLL, Fig. 2 A and B are circuit diagrams of conventional FM/AM loop filters, Fig. 3 is a circuit diagram of a conventional FM-AM common loop filter, FIG. 4 is a circuit diagram of an FM/AM common loop filter according to an embodiment of the present invention.
Claims (1)
ジポンプを備え、比較周波数を減衰させるためのループ
フィルターによってチューニング電圧を発生させ、電圧
制御発振器をコントロールするPLLシンセサイザ方式
のチューナに用いられるループフィルターにおいて、該
ループフィルターがエミッタフォロワとダーリントント
ランジスタ、抵抗およびコンデンサから構成され、かつ
、ダーリントントランジスタのコレクタから複数の受信
バンド用経路をそれぞれ設けたことを特徴と、するルー
プフィルター。A loop filter used in a PLL synthesizer type tuner that includes a voltage controlled oscillator, variable frequency divider, phase comparator, and charge pump, generates a tuning voltage using a loop filter to attenuate the comparison frequency, and controls the voltage controlled oscillator. A loop filter comprising an emitter follower, a Darlington transistor, a resistor, and a capacitor, and a plurality of receiving band paths are provided from the collector of the Darlington transistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3022283U JPS59137634U (en) | 1983-03-02 | 1983-03-02 | loop filter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3022283U JPS59137634U (en) | 1983-03-02 | 1983-03-02 | loop filter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59137634U true JPS59137634U (en) | 1984-09-13 |
| JPH0448018Y2 JPH0448018Y2 (en) | 1992-11-12 |
Family
ID=30161083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3022283U Granted JPS59137634U (en) | 1983-03-02 | 1983-03-02 | loop filter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59137634U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55133619U (en) * | 1979-03-13 | 1980-09-22 |
-
1983
- 1983-03-02 JP JP3022283U patent/JPS59137634U/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55133619U (en) * | 1979-03-13 | 1980-09-22 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0448018Y2 (en) | 1992-11-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59137634U (en) | loop filter | |
| JPS5929812U (en) | FM modulation circuit | |
| JPS5956859U (en) | PLL channel selection device | |
| JPS58176414U (en) | FM demodulation circuit | |
| JPS59147344U (en) | Receiving machine | |
| JPS5984934U (en) | phase locked loop | |
| JPS5929813U (en) | Structure of frequency modulation circuit | |
| JPS593625U (en) | Electronic channel selection device | |
| JPS59169149U (en) | Receiving machine | |
| JPS58164330U (en) | Prescaler interface circuit | |
| JPS5849285U (en) | timer clock circuit | |
| JPS58155149U (en) | Electronic channel selection device | |
| JPS58144930U (en) | Output circuit for PLL | |
| JPS5917654U (en) | superheterodyne receiver | |
| JPS5948144U (en) | frequency synthesizer | |
| JPS59132248U (en) | phase locked circuit | |
| JPS5927639U (en) | Phase throttle loop circuit | |
| JPS58164342U (en) | frequency synthesizer | |
| JPS5873652U (en) | phase locked loop circuit | |
| JPS611940U (en) | synthesizer receiver | |
| JPS5843044U (en) | frequency synthesizer | |
| JPS6032838U (en) | PLL circuit | |
| JPS59189357U (en) | wideband radio | |
| JPS58186643U (en) | FM multiplex stereo demodulation circuit | |
| JPS58123639U (en) | Output derivation circuit for PLL |