JPS59146239A - フレ−ム同期回路 - Google Patents

フレ−ム同期回路

Info

Publication number
JPS59146239A
JPS59146239A JP58020146A JP2014683A JPS59146239A JP S59146239 A JPS59146239 A JP S59146239A JP 58020146 A JP58020146 A JP 58020146A JP 2014683 A JP2014683 A JP 2014683A JP S59146239 A JPS59146239 A JP S59146239A
Authority
JP
Japan
Prior art keywords
synchronism
frame
output
shift register
serial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58020146A
Other languages
English (en)
Japanese (ja)
Other versions
JPS643101B2 (fr
Inventor
Masanori Kajiwara
梶原　正範
Takao Moriya
守屋　隆夫
Michinobu Ohata
大畑　道信
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58020146A priority Critical patent/JPS59146239A/ja
Publication of JPS59146239A publication Critical patent/JPS59146239A/ja
Publication of JPS643101B2 publication Critical patent/JPS643101B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58020146A 1983-02-09 1983-02-09 フレ−ム同期回路 Granted JPS59146239A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58020146A JPS59146239A (ja) 1983-02-09 1983-02-09 フレ−ム同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58020146A JPS59146239A (ja) 1983-02-09 1983-02-09 フレ−ム同期回路

Publications (2)

Publication Number Publication Date
JPS59146239A true JPS59146239A (ja) 1984-08-22
JPS643101B2 JPS643101B2 (fr) 1989-01-19

Family

ID=12019008

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58020146A Granted JPS59146239A (ja) 1983-02-09 1983-02-09 フレ−ム同期回路

Country Status (1)

Country Link
JP (1) JPS59146239A (fr)

Also Published As

Publication number Publication date
JPS643101B2 (fr) 1989-01-19

Similar Documents

Publication Publication Date Title
JP2747077B2 (ja) フレーム同期回路
JPH08163116A (ja) フレーム同期装置
KR100263789B1 (ko) 임의 정렬 병렬 프레이머를 갖는 원격 통신 시스템 및 원격 통신 수행 방법
US6288656B1 (en) Receive deserializer for regenerating parallel data serially transmitted over multiple channels
US4823365A (en) Synchronization method and elastic buffer circuit
JPS59146239A (ja) フレ−ム同期回路
US7292607B2 (en) Method and circuit for processing data in communication networks
JP2967748B2 (ja) Ａｔｍセル同期回路
JPS60235549A (ja) ｎＢ１Ｃ符号信号のＣビツト同期方式
US4870646A (en) Word synchronizer
JP3110387B2 (ja) マルチフレーム同期検出装置
US7020795B2 (en) Operating method for detecting and solving underflow and overflow by using oversampling
KR100204062B1 (ko) 저속 데이타 프레임 위상 정렬기
KR0172459B1 (ko) 클럭재생방법 및 장치
JP3010634B2 (ja) フレーム同期多重処理方式
JP3115756B2 (ja) デマルチプレクサ回路
JPS5819055A (ja) クロツク再生回路
JPH01196931A (ja) 同期検出回路
JPH0720087B2 (ja) フレーム同期回路
JPH04369984A (ja) シンク発生方法
JPH0738544A (ja) クロック乗せ換え回路
JP2000036804A (ja) 同期化回路
JPH02288741A (ja) フレーム同期引込み回路
JPH04298133A (ja) フレーム同期回路
JPS61288623A (ja) 同期信号伝送装置