JPS59186042A - 桁上げ先見回路 - Google Patents

桁上げ先見回路

Info

Publication number
JPS59186042A
JPS59186042A JP6007983A JP6007983A JPS59186042A JP S59186042 A JPS59186042 A JP S59186042A JP 6007983 A JP6007983 A JP 6007983A JP 6007983 A JP6007983 A JP 6007983A JP S59186042 A JPS59186042 A JP S59186042A
Authority
JP
Japan
Prior art keywords
circuit
carry
ahead circuit
elements
look ahead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6007983A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0348534B2 (de
Inventor
Mitsunori Takahashi
三徳 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP6007983A priority Critical patent/JPS59186042A/ja
Publication of JPS59186042A publication Critical patent/JPS59186042A/ja
Publication of JPH0348534B2 publication Critical patent/JPH0348534B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP6007983A 1983-04-07 1983-04-07 桁上げ先見回路 Granted JPS59186042A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6007983A JPS59186042A (ja) 1983-04-07 1983-04-07 桁上げ先見回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6007983A JPS59186042A (ja) 1983-04-07 1983-04-07 桁上げ先見回路

Publications (2)

Publication Number Publication Date
JPS59186042A true JPS59186042A (ja) 1984-10-22
JPH0348534B2 JPH0348534B2 (de) 1991-07-24

Family

ID=13131720

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6007983A Granted JPS59186042A (ja) 1983-04-07 1983-04-07 桁上げ先見回路

Country Status (1)

Country Link
JP (1) JPS59186042A (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61240330A (ja) * 1985-04-18 1986-10-25 Toshiba Corp 加算回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61240330A (ja) * 1985-04-18 1986-10-25 Toshiba Corp 加算回路

Also Published As

Publication number Publication date
JPH0348534B2 (de) 1991-07-24

Similar Documents

Publication Publication Date Title
JP3678512B2 (ja) 乗算回路、該乗算回路を構成する加算回路、該乗算回路の部分積ビット圧縮方法、および、該乗算回路を適用した大規模半導体集積回路
US5040139A (en) Transmission gate multiplexer (TGM) logic circuits and multiplier architectures
EP0320111A2 (de) Feldeffekttransistorlogik mit vielfachen Ausgängen
US4858168A (en) Carry look-ahead technique having a reduced number of logic levels
US5016211A (en) Neural network implementation of a binary adder
US6012079A (en) Conditional sum adder using pass-transistor logic and integrated circuit having the same
CA1282176C (en) Fast c-mos adder
Lee et al. A 4-bit CMOS full adder of 1-bit hybrid 13T adder with a new SUM circuit
JPH0552530B2 (de)
US6003059A (en) Carry select adder using two level selectors
US20060294178A1 (en) Carry-ripple adder
Maden et al. Parallel architectures for high speed multipliers
US6957245B2 (en) Ultra-fast adder
US20050165878A1 (en) 4:2 Carry save adder and 4:2 carry save adding method
Wang et al. A new redundant binary number to 2's-complement number converter
JP2004533064A (ja) ヌル桁上げルックアヘッドによる高速ｃｍｏｓ加算器
US7085796B1 (en) Dynamic adder with reduced logic
JPH0348534B2 (de)
Sukrutha et al. Performance Analysis of 4-Bit Hybrid Low Power Carry Select Adder using FinFET Technology
JPH06266536A (ja) 乗除算器
DADDAC Some schemes for parallel multipliers
Wang et al. New concepts for the design of carry lookahead adders
Anand et al. Low Power Full Adders based on Proposed Hybrid and GDI Designs: A Novel Approach
KR20240154553A (ko) 낮은 트랜지스터 카운트의 이진 가산기들
RADHAKRISHNAN Low Power 4-2 Compressor with Fully Restored Node Voltages