JPS5930391A - Time division channel system - Google Patents

Time division channel system

Info

Publication number
JPS5930391A
JPS5930391A JP14082782A JP14082782A JPS5930391A JP S5930391 A JPS5930391 A JP S5930391A JP 14082782 A JP14082782 A JP 14082782A JP 14082782 A JP14082782 A JP 14082782A JP S5930391 A JPS5930391 A JP S5930391A
Authority
JP
Japan
Prior art keywords
information
channel
time
outgoing path
division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14082782A
Other languages
Japanese (ja)
Other versions
JPS6350917B2 (en
Inventor
Yoshinori Yoshida
吉田 吉憲
Susumu Iwasaki
進 岩崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP14082782A priority Critical patent/JPS5930391A/en
Publication of JPS5930391A publication Critical patent/JPS5930391A/en
Publication of JPS6350917B2 publication Critical patent/JPS6350917B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To constitute a time division channel suitable for decentralization of an exchange control function, by providing a time division switch function having a function selecting autonomously an outgoing path with channel control information. CONSTITUTION:The channel information comprises control information representing the outgoing path and communication information, the control information is shared to a control circuit CTL and the communication information is distributed to output gate circuits G1-Gm. The circuit CTL checks the control information and detects the outgoing path and checks for the presence or absence of the operating request of other switch device to the same outgoing path. As a result, when the operating request of the same outgoing path exists in >=2 switch device, the device selected with a prescribed priority rule uses the outgoing path and the device provides additionally the connection enable information. On the other hand, the other switch device provides additionally the display information of a call loss and sets the output information to the corresponding output parallel serial converting circuits P/S1-P/Sm.

Description

【発明の詳細な説明】 本発明は、時分割通話路に関し、特にインチャネル制御
IK適用し得る時分割空間スイッチから成る時分割通話
路方式に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a time-division channel, and more particularly to a time-division channel system comprising a time-division space switch to which in-channel control IK can be applied.

従来、この種の時分割空間スイッチは、第1図に示すよ
うに、論理グー)GATEと、該論理ゲ−)GATEを
制御する通話路制御装置SWCと、該制御装置SWCよ
シの制御データを保持するメモリCTLMとを有し、そ
の制御データによって論理グー)GATEの開閉を行な
うことによシ、入力時分割多重回線lN1−nを出力多
重回線0UT1〜mへ各チャネル毎にスイッチングする
構成となっている。そのため、これらの交換動作の制御
は、この時分割空間スイッチに接続された通話路制御装
置で集中管理され、又、通話路接続の呼損側1ll(チ
ャネル整合処理)もこの制御装置の制御下となり、交換
制御機能の分散化が困難となる欠点があった。
Conventionally, this type of time-division space switch, as shown in FIG. A configuration in which the input time division multiplex lines lN1-n are switched to the output multiplex lines 0UT1 to m for each channel by opening and closing the logic gate (GATE) according to the control data. It becomes. Therefore, the control of these switching operations is centrally managed by the communication path control device connected to this time-division space switch, and the call loss side 1ll (channel matching processing) of the communication path connection is also under the control of this control device. This has the disadvantage that it is difficult to decentralize the exchange control function.

本発明は、斯かる欠点IC鑑みてなされたもので、時分
割空間スイッチの入力時分割多重回線の各チヤネルのチ
ャネル情報内に出方路を示すアドレス情報を付加し、こ
の情報を亀とに自律的に出方路へ情報を送出し、父、呼
損が生じた時は、この旨を入力チャネルに対し表示する
機能を有することによシ、上記欠点を解決し、交換制御
機能の分散化を可能とする時分割通話路方式を提供する
ことを目的とする。
The present invention was made in view of the above drawbacks of ICs, and it adds address information indicating the output route to the channel information of each channel of the input time division multiplex line of the time division space switch, and uses this information as a template. By having a function that autonomously sends information to the outgoing route and displays a message to that effect on the input channel when a call loss occurs, the above drawbacks can be solved and the switching control function can be distributed. The purpose of the present invention is to provide a time-division communication path system that enables communication.

即ち、本発明は、各チャネルのチャネル情報を通話路制
御情報と通信情報とから成る構成とし、多重度にの時分
割多重回線を入力すると共に、該回線からの入力チャネ
ル情報を保持し、該入力チャネル情報の通話路制御情報
によシ所定の出力時分割多重回線へチャネル情報を出力
する時分割スイッチ機能ユニットをn個配備し、且つ、
上記各ユニットにm本の上記出力時分割多重回線をそれ
ぞれ入力せしめて、nxmの時分割空間スイッチを構成
し、自律選択スイッチ機能を持たせて成るものでおる。
That is, the present invention configures the channel information of each channel to consist of call path control information and communication information, inputs a time division multiplex line to the multiplicity, holds the input channel information from the line, and n time-division switch function units that output channel information to a predetermined output time-division multiplex line according to communication path control information of input channel information, and
The m output time-division multiplex lines are respectively inputted to each unit to form an nxm time-division space switch, which has an autonomous selection switch function.

以下、本発明を図面に示す寮施例に基づbて説明する。Hereinafter, the present invention will be explained based on a dormitory example shown in the drawings.

給2図は本発明の一実施例を示すブロック図である。図
において本発明時分割通話路方式は、n個の時分割スイ
ッチ機能ユニツ)8Ut−8Unヲ備えて成シ、各時分
割スイッチ機能ユニットSU1〜S ’[Jn  には
、シリアルパラレル変換回路S/Pと、制御回路CTL
と、出力ゲート回路01〜Gmト、パラレルシリアル変
換回路P/St〜P/Smとを備えて構成される。
FIG. 2 is a block diagram showing an embodiment of the present invention. In the figure, the time-division communication channel system of the present invention comprises n time-division switch function units) 8Ut-8Un. P and control circuit CTL
, output gate circuits 01 to Gm, and parallel/serial conversion circuits P/St to P/Sm.

各時分割スイッチ機能ユニツ) S Us〜SUnは、
多重度k(kii’1以上の整数)の入力時分割多重回
線I Nl〜INnが対応して接続され、各ユニツ) 
S Ul〜S unはチャネル毎に動作する。
Each time division switch function unit) S Us ~ S Un is
Input time division multiplex lines INl to INn of multiplicity k (an integer greater than or equal to kii'1) are connected correspondingly, and each unit)
S Ul to S un operate for each channel.

上記シリアルパラレル変換回路S/Pは、対応する上記
多重回線I Nl〜INnからの入力チャネル情報を各
々保持する。このチャネル情報は、出方路を示す制御情
報と通信情報とから成る。前者は制御回路CTLへ、後
者は出方路となる出力ゲート回路01〜Gmへ分配され
る。
The serial-to-parallel conversion circuit S/P each holds input channel information from the corresponding multiplex lines INl to INn. This channel information consists of control information indicating the outgoing route and communication information. The former is distributed to the control circuit CTL, and the latter is distributed to the output gate circuits 01 to Gm serving as output routes.

上記制御回路CTLは、制御情報を調べ、どの出方路か
を検出すると共【、制御バスBUSを介して、同一の出
方路に対し他スイッチユニットの使用要求があるかない
かを調べる。この結果、2以上のスイッチユニットで同
一出方路の使用要求があれば、所定の優先ルールによっ
て、どれか一つを選択して、そのスイッチユニットがそ
の出方路を使用し、接続可情報を付加し、一方、他のス
イッチユニットは、呼損の表示情報を付加し、該当する
出力用パラレルシリアル変換回路P/Ss〜P/Smへ
出力チャネル情報をセットする。
The control circuit CTL examines the control information, detects which output route, and also checks via the control bus BUS whether there is a request to use another switch unit for the same output route. As a result, if two or more switch units request the use of the same output route, one of them will be selected according to a predetermined priority rule, and that switch unit will use that output route and provide connection availability information. On the other hand, the other switch units add call loss display information and set output channel information to the corresponding output parallel-serial conversion circuits P/Ss to P/Sm.

上記パラレルシリアル変換回路P/S 1− P/Sm
は、各時分割スイッチ機能ユニツ)SUt〜SUn毎に
対応する出力時分割多重回線0UTl〜OUTmにマル
チ接続されておシ、上記出力チャネル情報がセットされ
る。
Above parallel-serial conversion circuit P/S 1- P/Sm
are multi-connected to the corresponding output time division multiplex lines 0UTl to OUTm for each time division switch function unit) SUt to SUn, and the above output channel information is set.

この本発明時分割通話路方式は、一般的に1第3図に示
すように、n=amとして使用され、又、入力時分割多
重回線INt〜INnと出力時分割多重回線0UTt 
〜0UTnは、各々<INx、0UTt) 〜<INn
、0UTn> のペアとして使用され、これらが複数の
交換装置5WEQs〜5WEQnに接続される。これら
の交換装置5WEQx〜5WEQnは、独立に時分割空
間スイッチ5SWK接新アクセスを行なうことができる
The time division multiplex line system of the present invention is generally used with n=am as shown in FIG.
~0UTn are <INx, 0UTt) ~<INn, respectively
, 0UTn>, which are connected to a plurality of switching devices 5WEQs to 5WEQn. These switching devices 5WEQx to 5WEQn can independently access the time division space switch 5SWK.

第4図に上述したチャネル情報の一構成例を示す。同図
に示すものは、フレーム内Kk個のチャネル情報が多重
化されている。チャネル情報は、制御データフィールド
CTLFと通信情報フィールドDATAとからなる。制
御データフィールドCTLFは、動作モード指定MOD
及び出方路指定アドレス0UTDTから構成される。動
作モード指定MODとしては、入力チャネルの揚台、バ
ス接続の要求、プライオリティデータ等の情報から成シ
、一方、出力チャネルの場合、バス接続可情報、呼損情
報等から成る。−例を示すと、入力チャネルのプライオ
リティとして一旦パス接続可となった後は、プライオリ
ティの一番高いデータを付加して送出すれば、そのチャ
ネルを通話中継続して使用することができる。
FIG. 4 shows an example of the structure of the channel information described above. In what is shown in the figure, Kk pieces of channel information are multiplexed within a frame. The channel information consists of a control data field CTLF and a communication information field DATA. The control data field CTLF is an operation mode designation MOD.
and an outgoing route designation address 0UTDT. The operation mode designation MOD consists of information such as input channel availability, bus connection request, priority data, etc. On the other hand, in the case of output channels, it consists of bus connection availability information, call loss information, etc. - For example, once a path connection is enabled based on the priority of an input channel, if data with the highest priority is added and transmitted, that channel can be used continuously during a call.

本発明は、以上説明したように、チャネル情報を通話路
制御情報と通信情報とから成る構成とし、該通話路制御
情報を用いて自律的に出方路を選択する機能を有する時
分割スイッチ機能ユニットを備えたことによシ、交換制
御機能の分散化に適した時分割通話路を構成できる効果
がある。
As explained above, the present invention has a time-division switch function in which channel information is composed of call path control information and communication information, and has a function of autonomously selecting an outgoing route using the call path control information. The provision of the unit has the effect of configuring a time-division communication path suitable for decentralizing switching control functions.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の時分割空間スイッチを示すブロック図、
第2図は本発明時分割通話路方式の一実施例を示すブロ
ック図、第3図は本発明時分割通話路方式の交換装置と
の一般的な接続例を示すブロック図、第4図はチャネル
情報の構成の一例を示す説明図である。 SU+−8un・・・時分割ヌイッチ機能ユニットS/
PI〜8/P n・・・シリアルパラレル変換回路CT
L・・・制#回路 01〜Gm・・・出力ゲート回路 P/5t−P/Sm・・・パラレルシリアル変換回路出
願人  日本電気株式会社 第1図 第2図
FIG. 1 is a block diagram showing a conventional time-division space switch.
FIG. 2 is a block diagram showing an embodiment of the time-division channel system of the present invention, FIG. 3 is a block diagram showing a general connection example of the time-division channel system of the present invention with switching equipment, and FIG. FIG. 2 is an explanatory diagram showing an example of the structure of channel information. SU+-8un...Time division unit switch function unit S/
PI~8/P n...Serial parallel conversion circuit CT
L...System #Circuit 01~Gm...Output gate circuit P/5t-P/Sm...Parallel-serial conversion circuit Applicant: NEC Corporation Figure 1 Figure 2

Claims (1)

【特許請求の範囲】 各チャネルのチャネル情報を通話路制御情報と通信情報
とから成る構成とし、 多重度にの時分割多重回線を入力すると共に、該回線か
らの入力チャネル情報を保持し、核入力チャネル情報の
通話路制御情報によシ所定の出力時分割多重回線へチャ
ネル情報を出力する時分割スイッチ機能ユニットをn個
配備し、 且つ、上記各ユニットにm本の上記出力時分割多重回線
をそれぞれ入力せしめて、nxmの時分割空間スイッチ
を構成し、自律選択スイッチ機能を持たせて成ることを
特徴とする時分割通話路方式。
[Claims] The channel information of each channel is composed of communication path control information and communication information, and a time division multiplex line is input to the multiplicity, and input channel information from the line is held. n time-division switch function units that output channel information to predetermined output time-division multiplex lines according to call path control information of input channel information are provided, and each unit is provided with m output time-division multiplex lines. A time-division communication path system characterized in that an NXM time-division space switch is constructed by inputting each of the following, and is provided with an autonomous selection switch function.
JP14082782A 1982-08-13 1982-08-13 Time division channel system Granted JPS5930391A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14082782A JPS5930391A (en) 1982-08-13 1982-08-13 Time division channel system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14082782A JPS5930391A (en) 1982-08-13 1982-08-13 Time division channel system

Publications (2)

Publication Number Publication Date
JPS5930391A true JPS5930391A (en) 1984-02-17
JPS6350917B2 JPS6350917B2 (en) 1988-10-12

Family

ID=15277637

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14082782A Granted JPS5930391A (en) 1982-08-13 1982-08-13 Time division channel system

Country Status (1)

Country Link
JP (1) JPS5930391A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63222672A (en) * 1987-03-10 1988-09-16 Nippon Suisan Kaisha Ltd Method for producing meat-like structured food

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63222672A (en) * 1987-03-10 1988-09-16 Nippon Suisan Kaisha Ltd Method for producing meat-like structured food

Also Published As

Publication number Publication date
JPS6350917B2 (en) 1988-10-12

Similar Documents

Publication Publication Date Title
US5117225A (en) Computer display screen monitoring system
EP0263799A2 (en) An interactive video network between one master computer and a plurality of slave computers
US6154449A (en) Switchless network
GB1006127A (en) Selection system for circuits or electrical equipment
JPS5930391A (en) Time division channel system
JPH0362798A (en) Electronic cross connection board
US5414415A (en) Cross-connect apparatus capable of avoiding a superfluous detour route therein
JPH0419569B2 (en)
JPS6350916B2 (en)
JPH1127771A (en) Highway switch control system and its method
JPH1032888A (en) Time division multiplex system for digital exchanger
US7039045B1 (en) Passthrough switching control mechanism based upon the logical partitioning of a switch element
KR100350470B1 (en) Automatic Path Switch Control Device in Optical Communication System
JPS62195950A (en) Load decentralizing system for packet exchange
JP2570197B2 (en) Signal switching device
Hyman The computer control system for the SPS
JPH0736628B2 (en) Cross connect equipment
JP3677810B2 (en) Wiring switching device
JP2985708B2 (en) Network management device
JPH02170742A (en) System for forming multidrop lan
JPH05130130A (en) Method and device for interconnecting highway between srms
JPS59186497A (en) Time-division switchboard
JPH05252582A (en) Variable multiplex conversion system
JPH0322730A (en) Decentralized/centralized arrangement converting circuit
JPS6159953A (en) Line switching device