JPS59500940A - 歪み低減のための周波数エンコ−ディング回路 - Google Patents
歪み低減のための周波数エンコ−ディング回路Info
- Publication number
- JPS59500940A JPS59500940A JP58501942A JP50194283A JPS59500940A JP S59500940 A JPS59500940 A JP S59500940A JP 58501942 A JP58501942 A JP 58501942A JP 50194283 A JP50194283 A JP 50194283A JP S59500940 A JPS59500940 A JP S59500940A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frequency
- high frequency
- generating
- encoded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dc Digital Transmission (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US374506 | 1982-05-03 | ||
| PCT/US1983/000630 WO1983003938A1 (en) | 1982-05-03 | 1983-05-03 | Frequency-encoding circuit for reducing distortion |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59500940A true JPS59500940A (ja) | 1984-05-24 |
| JPH0367382B2 JPH0367382B2 (de) | 1991-10-22 |
Family
ID=22175067
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58501942A Granted JPS59500940A (ja) | 1982-05-03 | 1983-05-03 | 歪み低減のための周波数エンコ−ディング回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59500940A (de) |
-
1983
- 1983-05-03 JP JP58501942A patent/JPS59500940A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0367382B2 (de) | 1991-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60149247A (ja) | 2進デ−タ伝送方法 | |
| JPS6037815A (ja) | クロツク検出回路 | |
| CA1154165A (en) | Manchester decoder | |
| KR960010388B1 (ko) | 펄스 판별 회로 | |
| US4441193A (en) | Frequency-encoding circuit for reducing distortion | |
| US4346367A (en) | Circuit for converting binary digital signals into pseudoternary A.C. pulses | |
| JPH0367382B2 (de) | ||
| JPS60165853A (ja) | デ−タ受信回路における信号復元回路 | |
| JP3568639B2 (ja) | ランダムパターン生成回路 | |
| CN110138377B (zh) | 锁存器 | |
| JPS6121617A (ja) | アナログ信号をパルス信号に変換するための方法と装置 | |
| JP3011047B2 (ja) | 位相比較回路 | |
| JPH0462624B2 (de) | ||
| KR910009093B1 (ko) | 부호화 마크 반전 코딩회로 | |
| JPS6016147B2 (ja) | パルス伝送方式 | |
| JP2734360B2 (ja) | ディジタル信号リピータ | |
| KR950003438Y1 (ko) | 영상기기의 디지탈신호 처리 장치 | |
| JPS6380628A (ja) | Cmi符号化回路 | |
| JPH0265318A (ja) | 信号送受信装置 | |
| JPS6322503B2 (de) | ||
| JPS605492A (ja) | 半導体メモリ装置のアドレスバツフア回路 | |
| KR920000719Y1 (ko) | 펄스 위상 변복조기 | |
| JPS6320919A (ja) | スプリツトフエ−ズ符号化回路 | |
| JPH04119721A (ja) | 非同期信号選択回路 | |
| JPH0445306Y2 (de) |