JPH0367382B2 - - Google Patents

Info

Publication number
JPH0367382B2
JPH0367382B2 JP58501942A JP50194283A JPH0367382B2 JP H0367382 B2 JPH0367382 B2 JP H0367382B2 JP 58501942 A JP58501942 A JP 58501942A JP 50194283 A JP50194283 A JP 50194283A JP H0367382 B2 JPH0367382 B2 JP H0367382B2
Authority
JP
Japan
Prior art keywords
signal
flip
frequency
flop
fes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58501942A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59500940A (ja
Inventor
Jon Resurii Beru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Priority claimed from PCT/US1983/000630 external-priority patent/WO1983003938A1/en
Publication of JPS59500940A publication Critical patent/JPS59500940A/ja
Publication of JPH0367382B2 publication Critical patent/JPH0367382B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
JP58501942A 1982-05-03 1983-05-03 歪み低減のための周波数エンコ−ディング回路 Granted JPS59500940A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US374506 1982-05-03
PCT/US1983/000630 WO1983003938A1 (en) 1982-05-03 1983-05-03 Frequency-encoding circuit for reducing distortion

Publications (2)

Publication Number Publication Date
JPS59500940A JPS59500940A (ja) 1984-05-24
JPH0367382B2 true JPH0367382B2 (de) 1991-10-22

Family

ID=22175067

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58501942A Granted JPS59500940A (ja) 1982-05-03 1983-05-03 歪み低減のための周波数エンコ−ディング回路

Country Status (1)

Country Link
JP (1) JPS59500940A (de)

Also Published As

Publication number Publication date
JPS59500940A (ja) 1984-05-24

Similar Documents

Publication Publication Date Title
TWI410791B (zh) 用以傳送及接收複數個資料位元的裝置與方法
US4542420A (en) Manchester decoder
US3725793A (en) Clock synchronization arrangement employing delay devices
JP6185171B2 (ja) 多相クロック生成方法
US3479603A (en) A plurality of sources connected in parallel to produce a timing pulse output while any source is operative
US10929102B2 (en) True random number generator
CN104335488A (zh) 差分时钟信号发生器
US4325053A (en) Method and a circuit for decoding a C.M.I. encoded binary signal
US12101135B2 (en) Noise mitigation in single-ended links
CN105827351B (zh) 转态强制编码接收器
US4441193A (en) Frequency-encoding circuit for reducing distortion
JPH0654475B2 (ja) 遷移の誤りを検出する装置
US6232796B1 (en) Apparatus and method for detecting two data bits per clock edge
CN111211774A (zh) 除弹跳电路
US4346367A (en) Circuit for converting binary digital signals into pseudoternary A.C. pulses
CZ9700999A3 (cs) Způsob modulace pro komunikační spoje a zařízení pro provádění tohoto způsobu
EP0942533A2 (de) Synchronisationschaltung
US5469430A (en) Method and devices for simultaneous transmission of two heterochronous binary signals on the same transmission medium
US4598412A (en) Binary digital data signal reproducing circuit in digital data transmission system
JPS59500940A (ja) 歪み低減のための周波数エンコ−ディング回路
US3474191A (en) Facsimile bandwidth reducing system
JPH0462624B2 (de)
JPS6380628A (ja) Ｃｍｉ符号化回路
CN104104628B (zh) 斜率检测接收器
JP2734360B2 (ja) ディジタル信号リピータ