JPS59501131A - 従属自由コ−ドを用いるための同時処理エレメント - Google Patents

従属自由コ−ドを用いるための同時処理エレメント

Info

Publication number: JPS59501131A
Authority: JP; Japan
Prior art keywords: memory; main memory; data; logically independent; dependent
Prior art date: 1982-06-08
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

JP58502280A

Other languages

English (en)

Japanese (ja)

Other versions

JPS6313216B2 (de

Inventor

デサンテイス・アルフレツド・ジヨン

シビンガ−・ジヨゼフ・シ−グフリ−ド

Original Assignee

バロ−ス・コ−ポレ−ション

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1982-06-08

Filing date

1983-06-08

Publication date

1984-06-28

1983-06-08 Application filed by バロ−ス・コ−ポレ−ション filed Critical バロ−ス・コ−ポレ−ション

1983-06-08 Priority claimed from PCT/US1983/000895 external-priority patent/WO1983004443A1/en

1984-06-28 Publication of JPS59501131A publication Critical patent/JPS59501131A/ja

1988-03-24 Publication of JPS6313216B2 publication Critical patent/JPS6313216B2/ja

Status Granted legal-status Critical Current

Links

238000012545 processing Methods 0.000 title claims description 66
230000001419 dependent effect Effects 0.000 title claims description 20
239000011159 matrix material Substances 0.000 claims description 18
238000000034 method Methods 0.000 claims description 14
238000012546 transfer Methods 0.000 claims description 7
238000003672 processing method Methods 0.000 claims 1
230000004044 response Effects 0.000 claims 1
230000007246 mechanism Effects 0.000 description 22
238000013519 translation Methods 0.000 description 13
238000010586 diagram Methods 0.000 description 7
230000006870 function Effects 0.000 description 5
230000008569 process Effects 0.000 description 4
230000000694 effects Effects 0.000 description 3
230000008901 benefit Effects 0.000 description 2
230000005540 biological transmission Effects 0.000 description 2
238000013461 design Methods 0.000 description 2
241000218220 Ulmaceae Species 0.000 description 1
238000003491 array Methods 0.000 description 1
238000012937 correction Methods 0.000 description 1
230000006378 damage Effects 0.000 description 1
230000001066 destructive effect Effects 0.000 description 1
238000011156 evaluation Methods 0.000 description 1
230000005055 memory storage Effects 0.000 description 1
238000012986 modification Methods 0.000 description 1
230000004048 modification Effects 0.000 description 1
238000012163 sequencing technique Methods 0.000 description 1
210000002784 stomach Anatomy 0.000 description 1

Landscapes

Advance Control (AREA)
Multi Processors (AREA)

JP58502280A 1982-06-08 1983-06-08 従属自由コ−ドを用いるための同時処理エレメント Granted JPS59501131A (ja)

Applications Claiming Priority (2)

Application Number	Priority Date	Filing Date	Title
US386336		1982-06-08
PCT/US1983/000895 WO1983004443A1 (en)	1982-06-08	1983-06-08	Concurrent processing elements for using dependency free code

Publications (2)

Publication Number	Publication Date
JPS59501131A true JPS59501131A (ja)	1984-06-28
JPS6313216B2 JPS6313216B2 (de)	1988-03-24

Family

ID=22175250

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP58502280A Granted JPS59501131A (ja)	1982-06-08	1983-06-08	従属自由コ−ドを用いるための同時処理エレメント

Country Status (1)

Country	Link
JP (1)	JPS59501131A (de)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS49122941A (de) *	1973-03-26	1974-11-25
JPS5011743A (de) *	1973-06-04	1975-02-06
JPS5023949A (de) *	1973-06-27	1975-03-14
JPS51130135A (en) *	1975-05-07	1976-11-12	Fujitsu Ltd	Information processing system

1983
- 1983-06-08 JP JP58502280A patent/JPS59501131A/ja active Granted

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS49122941A (de) *	1973-03-26	1974-11-25
JPS5011743A (de) *	1973-06-04	1975-02-06
JPS5023949A (de) *	1973-06-27	1975-03-14
JPS51130135A (en) *	1975-05-07	1976-11-12	Fujitsu Ltd	Information processing system

Also Published As

Publication number	Publication date
JPS6313216B2 (de)	1988-03-24

Similar Documents

Publication	Publication Date	Title
US4466061A (en)	1984-08-14	Concurrent processing elements for using dependency free code
US4468736A (en)	1984-08-28	Mechanism for creating dependency free code for multiple processing elements
US6542985B1 (en)	2003-04-01	Event counter
US4794524A (en)	1988-12-27	Pipelined single chip microprocessor having on-chip cache and on-chip memory management unit
JP3461704B2 (ja)	2003-10-27	条件コードを使用する命令処理システムおよびコンピュータ
US5280595A (en)	1994-01-18	State machine for executing commands within a minimum number of cycles by accomodating unforseen time dependency according to status signals received from different functional sections
US4791550A (en)	1988-12-13	Higher order language-directed computer
US5499349A (en)	1996-03-12	Pipelined processor with fork, join, and start instructions using tokens to indicate the next instruction for each of multiple threads of execution
EP0378830B1 (de)	1996-10-23	Verfahren und Vorrichtung zur Verarbeitung von mehreren Zustandscodes wie für einen Parallel-Pipeline-Rechner
US5197137A (en)	1993-03-23	Computer architecture for the concurrent execution of sequential programs
KR100346515B1 (ko)	2002-11-30	수퍼파이프라인된수퍼스칼라프로세서를위한임시파이프라인레지스터파일
EP0021399A1 (de)	1981-01-07	Verfahren und Maschine für Mehrfachbefehlsausführung
JPH04232532A (ja)	1992-08-20	ディジタル・コンピュータ・システム
KR0124812B1 (ko)	1997-12-11	독립적으로 액세스되는 중간 기억 장치를 이용하는 슈퍼스칼라 프로세서 시스템의 명령어 디스패치를 향상시키기 위한 시스템 및 그 방법
US5491829A (en)	1996-02-13	Method and system for indexing the assignment of intermediate storage buffers in a superscalar processor system
US4771380A (en)	1988-09-13	Virtual vector registers for vector processing system
JPS6028015B2 (ja)	1985-07-02	情報処理装置
US4456958A (en)	1984-06-26	System and method of renaming data items for dependency free code
US5506974A (en)	1996-04-09	Method and means for concatenating multiple instructions
Kawano et al.	1995	Fine-grain multi-thread processor architecture for massively parallel processing
Hollaar	1978	Specialized merge processor networks for combining sorted lists
JPS59501131A (ja)	1984-06-28	従属自由コ−ドを用いるための同時処理エレメント
US6185674B1 (en)	2001-02-06	Method and apparatus for reconstructing the address of the next instruction to be completed in a pipelined processor
JPS59501133A (ja)	1984-06-28	多重処理エレメントのための従属自由コ−ドを発生する機構
JPS59501132A (ja)	1984-06-28	従属自由コ−ドのためのデ−タアイテムを再ネ−ミングするシステムおよび方法