JPS6313216B2 - - Google Patents

Info

Publication number: JPS6313216B2
Authority: JP; Japan
Prior art keywords: queue; processing; instruction; memory; instructions
Prior art date: 1983-06-08
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired

Application number

JP58502280A

Other languages

English (en)

Japanese (ja)

Other versions

JPS59501131A (ja

Inventor

Arufuretsudo Jon Desanteisu

Jozefu Shiigufuriido Shibingaa

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

YUNISHISU CORP

Original Assignee

YUNISHISU CORP

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1983-06-08

Filing date

1983-06-08

Publication date

1988-03-24

1983-06-08 Application filed by YUNISHISU CORP filed Critical YUNISHISU CORP

1983-06-08 Priority claimed from PCT/US1983/000895 external-priority patent/WO1983004443A1/en

1984-06-28 Publication of JPS59501131A publication Critical patent/JPS59501131A/ja

1988-03-24 Publication of JPS6313216B2 publication Critical patent/JPS6313216B2/ja

Status Granted legal-status Critical Current

Links

230000015654 memory Effects 0.000 description 68
238000012545 processing Methods 0.000 description 66
230000007246 mechanism Effects 0.000 description 24
230000001419 dependent effect Effects 0.000 description 18
238000013519 translation Methods 0.000 description 14
238000010586 diagram Methods 0.000 description 8
230000006870 function Effects 0.000 description 8
238000000034 method Methods 0.000 description 6
238000003672 processing method Methods 0.000 description 4
238000012546 transfer Methods 0.000 description 4
230000008901 benefit Effects 0.000 description 3
230000005055 memory storage Effects 0.000 description 3
230000008569 process Effects 0.000 description 3
238000013461 design Methods 0.000 description 2
238000012986 modification Methods 0.000 description 2
230000004048 modification Effects 0.000 description 2
230000005540 biological transmission Effects 0.000 description 1
230000008859 change Effects 0.000 description 1
238000012937 correction Methods 0.000 description 1
230000001066 destructive effect Effects 0.000 description 1
230000000694 effects Effects 0.000 description 1
238000003780 insertion Methods 0.000 description 1
230000037431 insertion Effects 0.000 description 1
230000004044 response Effects 0.000 description 1
238000012163 sequencing technique Methods 0.000 description 1

Landscapes

Advance Control (AREA)
Multi Processors (AREA)

JP58502280A 1982-06-08 1983-06-08 従属自由コ−ドを用いるための同時処理エレメント Granted JPS59501131A (ja)

Applications Claiming Priority (2)

Application Number	Priority Date	Filing Date	Title
US386336		1982-06-08
PCT/US1983/000895 WO1983004443A1 (en)	1982-06-08	1983-06-08	Concurrent processing elements for using dependency free code

Publications (2)

Publication Number	Publication Date
JPS59501131A JPS59501131A (ja)	1984-06-28
JPS6313216B2 true JPS6313216B2 (de)	1988-03-24

Family

ID=22175250

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP58502280A Granted JPS59501131A (ja)	1982-06-08	1983-06-08	従属自由コ−ドを用いるための同時処理エレメント

Country Status (1)

Country	Link
JP (1)	JPS59501131A (de)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS49122941A (de) *	1973-03-26	1974-11-25
JPS5011743A (de) *	1973-06-04	1975-02-06
JPS5023949A (de) *	1973-06-27	1975-03-14
JPS51130135A (en) *	1975-05-07	1976-11-12	Fujitsu Ltd	Information processing system

1983
- 1983-06-08 JP JP58502280A patent/JPS59501131A/ja active Granted

Also Published As

Publication number	Publication date
JPS59501131A (ja)	1984-06-28

Similar Documents

Publication	Publication Date	Title
EP0096575B1 (de)	1987-11-11	Parallel arbeitende Prozessorelemente für unabhängigen Kode
US4468736A (en)	1984-08-28	Mechanism for creating dependency free code for multiple processing elements
US5197137A (en)	1993-03-23	Computer architecture for the concurrent execution of sequential programs
US4016545A (en)	1977-04-05	Plural memory controller apparatus
JP3461704B2 (ja)	2003-10-27	条件コードを使用する命令処理システムおよびコンピュータ
EP0378830B1 (de)	1996-10-23	Verfahren und Vorrichtung zur Verarbeitung von mehreren Zustandscodes wie für einen Parallel-Pipeline-Rechner
EP0565705B1 (de)	2001-09-05	Vorrichtung und verfahren zur ausführung von instruktionen in nicht sequentieller reihenfolge
JPH0766329B2 (ja)	1995-07-19	情報処理装置
JPS619760A (ja)	1986-01-17	ベクトル処理システム
US4456958A (en)	1984-06-26	System and method of renaming data items for dependency free code
US4430708A (en)	1984-02-07	Digital computer for executing instructions in three time-multiplexed portions
US5542079A (en)	1996-07-30	Data driven processor for reading data from storage to apply prescribed operation in response to operation updating instruction and updating the contents of the storage
EP0363174A2 (de)	1990-04-11	Verarbeitung von Bitverzweigung
US5506974A (en)	1996-04-09	Method and means for concatenating multiple instructions
JPS6313216B2 (de)	1988-03-24
JPS633336B2 (de)	1988-01-22
JPS59501133A (ja)	1984-06-28	多重処理エレメントのための従属自由コ−ドを発生する機構
CA1155232A (en)	1983-10-11	Pipelined digital signal processor using a common data and control bus
Meggitt	1964	A character computer for high-level language interpretation
JPS62256045A (ja)	1987-11-07	デ−タ駆動型計算機
Giloi et al.	1974	STARLET: a computer concept based on ordered sets as primitive data types
JP2522372B2 (ja)	1996-08-07	デ―タ駆動形計算機
WO1993021577A1 (en)	1993-10-28	Multiprocessor computer system and method for parallel processing of scalar operations
Rymarczyk	1972	The performance advantages of a high level language machine.
JPH03100829A (ja)	1991-04-25	プログラム内蔵型計算機