JPS60247723A - How to control building management system - Google Patents

How to control building management system

Info

Publication number
JPS60247723A
JPS60247723A JP59102585A JP10258584A JPS60247723A JP S60247723 A JPS60247723 A JP S60247723A JP 59102585 A JP59102585 A JP 59102585A JP 10258584 A JP10258584 A JP 10258584A JP S60247723 A JPS60247723 A JP S60247723A
Authority
JP
Japan
Prior art keywords
time
power failure
power
counted value
stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59102585A
Other languages
Japanese (ja)
Inventor
Takashi Kaneko
隆 金子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59102585A priority Critical patent/JPS60247723A/en
Publication of JPS60247723A publication Critical patent/JPS60247723A/en
Pending legal-status Critical Current

Links

Landscapes

  • Safety Devices In Control Systems (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Power Sources (AREA)

Abstract

PURPOSE:To allow a system which controls, monitors, and records various facilities in a building to control processing after power recovery excellently by detecting a power failure time and selecting or changing the process after the power recovery. CONSTITUTION:When the power failure of a power unit AVR is detected, that is reported to a CPU and current time T1 is read out of a timer CLK according to the program stored in a memory ROM and stored in a memory RAM. A pulse counted value M and the time T1 which are stored previously are held continuously by a storage battery BAT during the power failure. when the system recovers from the power failure a certain time later, the CPU reads current time T2 out of the timer CLK and compares it with the time T1. Then when it is judged that the power failure lasts for the short time and there is no problem to the system, the counting operation is continued without initializing the counted value M. If it is judged that the power failure continues for a long time and there is a problem, the counted value M is initialized and pulses are counted from the beginning. Thus, the processing after power recovery is performed properly.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明はビル管理システムに係り、特に、停復電時にお
ける好適な制御方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a building management system, and particularly to a suitable control method during power outage and restoration.

〔発明の背景〕[Background of the invention]

停電後の復電時の処理として従来システムでは、停電直
前までの処理内容は白紙に戻して、全く最初から処理を
始める方法と、停電直前までの処理内容ヶ記憶しておき
(例えば、不揮発生メモリなど?使用して)復電時はこ
の状態から処理?再開する方法がとられている。
In conventional systems, when the power is restored after a power outage, there are two methods: one method is to return to a blank page and start processing from the beginning immediately before the power outage, and the other is to memorize only the processing content up to just before the power outage (for example, when a non-volatile (using memory, etc.) Process from this state when power is restored? A method of restarting is being taken.

しかし、前者の方法ではシステム全体に影響のない程の
短時間停電でも停電直前までに処理した結果が全く失わ
れてしまう問題点があり、また、後者の方法では停電が
長時間にわたった場合などには復電後の状態に全くそぐ
わない処理を行なう(一種の誤動作)こととなる問題点
があった。
However, the former method has the problem that even if the power outage is short enough to not affect the entire system, the results processed just before the power outage are completely lost. etc. had the problem of performing processing that was completely unsuitable for the state after power was restored (a type of malfunction).

〔発明の目的〕[Purpose of the invention]

本発明の目的は、停復電時にも良好な制御方法ケ提供す
るにある。
An object of the present invention is to provide a control method that is good even during power failure and recovery.

〔発明の概要〕[Summary of the invention]

本発明の要点は、停電時間の大小により復電時の処理内
容?選択変更するようにした点にある。
The key point of the present invention is to decide what to do when the power is restored depending on the duration of the power outage. The point is that you can change the selection.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明ケバルスデータ?カウントする例をとって
詳細に説明する。
The following is the present invention Kebarusu data? A detailed explanation will be given using an example of counting.

gllilはビル管理システムのハードウェア構成ケ示
す。図において、AVRは電源装置で活電時はブロック
Bl、B2に給電している。BATは蓄電池であり、電
源装置AVRが停電してもブロックB2の装置RAM、
CLKのみには給電する。
gllil indicates the hardware configuration of the building management system. In the figure, AVR is a power supply device that supplies power to blocks B1 and B2 when the power is live. BAT is a storage battery, and even if the power supply AVR has a power outage, the device RAM of block B2,
Power is supplied only to CLK.

CPUはマイクロコンピュータ、ROMはグログラムが
格納されている読出し専用メモリ、RAMは処理された
データ等が格納される読み書きできるメモIハ CL’
には時計、lOけ信号ラインSiGよシ外部機器から伝
えられる信号ケ変換して取込む入出力装置、BUSはマ
イクロコンピュータCPUと各装置間のデータ等?伝送
し制御ケ行なうパスラインである。
The CPU is a microcomputer, the ROM is a read-only memory that stores programs, and the RAM is a readable and writable memory that stores processed data.
Is there a clock, a signal line SiG, an input/output device that converts and imports signals transmitted from external equipment, and a BUS that converts data between the microcomputer CPU and each device? This is a pass line for transmission and control.

通常は、第2図のフローチャートに示すように、マイク
ロコンピュータCPUがメモリROM内に格納されてい
るプログラムに従って、入出力装置iQからパルス信号
データsra*取込み、カラン)M+1−MLでメモリ
RAMに格納することt周期的に〈υかえず。
Normally, as shown in the flowchart of Fig. 2, the microcomputer CPU takes in pulse signal data sra* from the input/output device iQ according to a program stored in the memory ROM, and stores it in the memory RAM in the order of (call) M+1-ML. What to do t periodically 〈υchange.

今、電源装置AVRの停電が検知されると、これカマイ
クロコンピュータCPUに伝えられ、第3図のフローチ
ャートに示すように、メモリーに格納されているプログ
ラムに従って時計CLKから現在時刻Tlk読込み、メ
モリROM内に格納する。(電源装置A’VRの停電音
検知してから、実際にマイクロコンピュータへの供電が
停止するまでに処理時間は充分あるものとする)停電の
間は蓄電池BATにより先に格納しであるパルスカウン
ト値Mや時刻T1は継続して保持される。
Now, when a power failure of the power supply device AVR is detected, this is transmitted to the microcomputer CPU, and as shown in the flowchart of Fig. 3, the current time Tlk is read from the clock CLK according to the program stored in the memory, and the current time Tlk is read from the memory ROM. Store inside. (It is assumed that there is sufficient processing time after the power failure sound of the power supply A'VR is detected until the power supply to the microcomputer actually stops.) During the power failure, the pulse count is stored in advance by the storage battery BAT. The value M and time T1 are continuously held.

次に、ある時間が経過して復電したとすると、マイクロ
コンピュータCPUH1fI4c14のフローチャート
に示すように、メモリROMに格納されているプログラ
ムに従って、時計CLKから現在時刻T2を読込み、停
電直前に記憶した時刻T1と比較する。この結果、短時
間の停電でシステム上問題ないと判断される場合には、
先に記憶しであるパルスカウント値Mはイニシャライズ
せず、第2図のフローチャートに基づき継続してカウン
トする。しかし、長時間の停電でシステム上問題あシと
判断される場合には、先に記憶しておいたパルス男つン
ト値Mはイニシャライズして(例えば、ゼロクリアO−
+M)、最初からカウントしなおす(第2図による)。
Next, when the power is restored after a certain period of time, as shown in the flowchart of the microcomputer CPUH1fI4c14, the current time T2 is read from the clock CLK according to the program stored in the memory ROM, and the time stored just before the power outage is read. Compare with T1. As a result, if it is determined that there is no problem with the system due to a short power outage,
The previously stored pulse count value M is not initialized, but continues to be counted based on the flowchart of FIG. However, if it is determined that there is a problem with the system due to a long power outage, the previously stored pulse value M should be initialized (for example, zero clear O-
+M), start counting again from the beginning (according to Figure 2).

〔発明の効果〕〔Effect of the invention〕

本発明によれば、停電時間の大小によシ自動的に処理の
継続、イニシャルクリア等を判断できる。
According to the present invention, it is possible to automatically determine whether to continue processing, initial clear, etc., depending on the length of the power outage time.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明のビル管理システムの構成図、第2図な
いし第4図は本発明のフローチャートである。 AVR,・・・電源装置。 代理人 弁理士 高橋明夫 翳帽 (
FIG. 1 is a block diagram of the building management system of the present invention, and FIGS. 2 to 4 are flowcharts of the present invention. AVR...Power supply device. Agent Patent Attorney Akio Takahashi

Claims (1)

【特許請求の範囲】 1、 ビル内の諸設備音制御、監視、記録するビル管理
システムにおいて、 停電時間を検出することに工り復電後の処理を選択、変
更することケ特徴とするビル管理システムの制御方法。
[Claims] 1. A building management system for controlling, monitoring, and recording the sounds of various equipment in a building, which is characterized by detecting power outage time and selecting and changing processing after power restoration. How to control the management system.
JP59102585A 1984-05-23 1984-05-23 How to control building management system Pending JPS60247723A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59102585A JPS60247723A (en) 1984-05-23 1984-05-23 How to control building management system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59102585A JPS60247723A (en) 1984-05-23 1984-05-23 How to control building management system

Publications (1)

Publication Number Publication Date
JPS60247723A true JPS60247723A (en) 1985-12-07

Family

ID=14331304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59102585A Pending JPS60247723A (en) 1984-05-23 1984-05-23 How to control building management system

Country Status (1)

Country Link
JP (1) JPS60247723A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01136069A (en) * 1987-11-20 1989-05-29 Horiba Ltd Automatic controller for power failure of continuous gas analyzer
JPH02232701A (en) * 1989-03-07 1990-09-14 Nec Corp Power failure control system for facility monitor and control equipment

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01136069A (en) * 1987-11-20 1989-05-29 Horiba Ltd Automatic controller for power failure of continuous gas analyzer
JPH02232701A (en) * 1989-03-07 1990-09-14 Nec Corp Power failure control system for facility monitor and control equipment

Similar Documents

Publication Publication Date Title
US4179751A (en) Memory apparatus for disaster preventing system
JPS6116641A (en) Automatic multiplex delay system
CN115242975A (en) Monitoring method, monitoring device, monitoring equipment and storage medium
US20030225812A1 (en) Controller for machine
JPH0795253B2 (en) Power recovery processing method for power supplies for information processing equipment
JP2877458B2 (en) Microcomputer reset processing method
JPS6017123B2 (en) Unmanned operation device for data processing equipment
SU562923A1 (en) Control device for receiving and transmitting equipment
JPS6155814B2 (en)
JPS63156215A (en) Battery back-up device
JPS6129043Y2 (en)
JPH04301938A (en) Multiple line monitor system
JPS61107048U (en)
SU1107115A1 (en) Information input device
JPH058722U (en) VTR reserved recording device
JPS6116107B2 (en)
JPS60126745A (en) Detecting system of program abnormal running
JPS6033654A (en) Inter-microprocessor data transferring system
JPS6082301U (en) process output device
JPS58222637A (en) Power supply controller of terminal in on-line system
JPH0425568B2 (en)
JPS60124749A (en) Computer automatic reset device
JPS61226820A (en) Data processing resuming system by power restoration
JPS6485437A (en) Automatic fallback and restore system
JPS62256012A (en) Automatic operation control system