JPS6032203A - Method of patterning transparent thin film - Google Patents
Method of patterning transparent thin filmInfo
- Publication number
- JPS6032203A JPS6032203A JP14158483A JP14158483A JPS6032203A JP S6032203 A JPS6032203 A JP S6032203A JP 14158483 A JP14158483 A JP 14158483A JP 14158483 A JP14158483 A JP 14158483A JP S6032203 A JPS6032203 A JP S6032203A
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- transparent
- transparent thin
- resist
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Manufacturing Of Electric Cables (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
本発明は、工TQ(インジクム、スズ、酸化物)や5n
o2など透明薄膜のパターニング方法に関わり、特にリ
フトオフ法の改善に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention is based on the invention.
It is concerned with patterning methods for transparent thin films such as o2, and in particular relates to improvements in the lift-off method.
最近市場に出まわりつつある液晶表示パネルでは、ガラ
スなど透明基板上に雷、極?配線の一部として透明導電
薄膜をしばしば用いている。それら透明導電膜は主にI
TQや5n02が使われているが、とiらをバターニン
グする際、レジストとの密着性が悪いため、サイドエッ
チが生じやす< 戦#、i+Iに、または寸法精朋よく
行なうことが困難となっている。In the liquid crystal display panels that have been appearing on the market recently, lightning or polarization occurs on transparent substrates such as glass. Transparent conductive thin films are often used as part of the wiring. Those transparent conductive films are mainly I
TQ and 5n02 are used, but when buttering toi etc., side etching tends to occur due to poor adhesion with the resist. It has become.
この問題全解決する一方法としてリフト・オフ法がある
。−リフトオフ法は、例えば基板上にレジストをバター
ニングし、工Toをスバンタ等で堆積した後、レジスト
を除去することにより工TOをバターニングするもので
ある。■TOのエツチング工程が不要なため工程が少な
くなると共に、寸法f*度が向上する利点がある。一方
、レジスト上の工TOを除去するのに、アセトン等の有
機溶剤、濃硝酸等の強酸、寸たは専用レジストはく離削
などの液体でレジストを溶かすことによって行なうので
、はがれた工TOの再付着という問題がある。One way to completely solve this problem is the lift-off method. - The lift-off method is a method in which, for example, a resist is patterned on a substrate, a TO is deposited using a svanta or the like, and then the resist is removed to pattern the TO. (2) Since the TO etching step is not required, there are advantages in that the number of steps is reduced and the dimension f* degree is improved. On the other hand, to remove the TO on the resist, it is done by dissolving the resist with an organic solvent such as acetone, a strong acid such as concentrated nitric acid, or a special resist stripping liquid, so the peeled TO can be reused. There is a problem with adhesion.
本発明は、従来のりストオフ法の再付着を防止するため
になさ′j″したものである。本発明は、特に基板が透
明なときに適用され、リフトオフ時の下地膜(例えばレ
ジスト)に不透明もしくは光を吸収する膜を用いること
により、■To等透明薄膜の堆積後表面にコートしたネ
ガレジストe基板裏面側から露光して必要な部分のみの
透明薄膜をレジストでカバーシ、リットオフすべ@透明
薄膜のほとんどを除去した後、リフトオンするものであ
る。そのため、リフトオフした透明薄膜の再付着をほと
んどなくすことができ、かつリフトオフ法の微細加工性
の利点をも有している。The present invention has been made in order to prevent redeposition using the conventional lift-off method. Alternatively, by using a film that absorbs light, ■ Negative resist coated on the surface after deposition of a transparent thin film such as To. Exposure from the back side of the substrate to cover only the necessary parts of the transparent thin film with resist, and remove the lit-off@transparent thin film. Lift-on is carried out after most of the lifted-off transparent thin film is removed.Therefore, re-deposition of the lifted-off transparent thin film can be almost eliminated, and it also has the advantage of microfabrication of the lift-off method.
以下に図面に沿って本発明を詳述する。The present invention will be explained in detail below along with the drawings.
第1図(a)〜(e)は、本発明の一実施例を説明する
ための工程断面図である。第1図(a)は、ガラス。FIGS. 1(a) to 1(e) are process cross-sectional views for explaining one embodiment of the present invention. FIG. 1(a) shows glass.
石英、サファイヤ等の透明基板1上に不透明な第1薄膜
10をバターニングした断面である。第1薄膜10はM
等の金属、非晶質51(a−sl)や多結晶81等の半
導体、元吸収剤を入れたレジストなどが用いられる。そ
の後、第1j9(b)のように、■TQ、5iQ2など
の透明薄膜20.21をスバンク、蒸着等で堆積する。This is a cross section of an opaque first thin film 10 patterned on a transparent substrate 1 made of quartz, sapphire, or the like. The first thin film 10 is M
Metals such as, semiconductors such as amorphous 51 (a-sl) and polycrystalline 81, resists containing original absorbents, etc. are used. Thereafter, as in No. 1j9(b), transparent thin films 20 and 21 such as ■TQ, 5iQ2, etc. are deposited by sbanking, vapor deposition, or the like.
望ましくは、この堆積は方向性のある堆積(ステップカ
バー性の悪い堆積)であり、透明薄膜20.21のl1
4厚は第1薄膜10のそれより薄くする。第1図(C)
の断面は、ネガレジストを表面にコートした後、基板1
の裏側から紫外線等の光を照射して現像したときのもの
である。第1薄嘆10上のレジストは露光きれないので
、現像により除去されてしまい基板1の直上の透明薄膜
21の上にはレジスト51が残る。Preferably, this deposition is a directional deposition (deposition with poor step coverage), with l1 of the transparent thin film 20.21
4 is made thinner than that of the first thin film 10. Figure 1 (C)
The cross section of the substrate 1 is shown after coating the surface with a negative resist.
This is when the film is developed by irradiating light such as ultraviolet light from the back side of the film. Since the resist on the first thin layer 10 cannot be fully exposed, it is removed by development and the resist 51 remains on the transparent thin film 21 directly above the substrate 1.
第1図(d)は、露出した第1薄1模10上の透明薄膜
20をエッチして除去した断面を示し、第1図<e>は
、第1薄膜10をも除去したものである。FIG. 1(d) shows a cross section in which the transparent thin film 20 on the exposed first thin pattern 10 is etched and removed, and FIG. 1<e> shows a cross section in which the first thin film 10 is also removed. .
以上の様に、第1薄膜10上の透明薄膜20はエッチで
除去されてしまうので、再付着の心配は全くなく、かつ
透明薄膜21のバターニング精度はリフトオフ法と同じ
に昧てる。第1薄膜10として通常のレジストを使用し
ても、基板1の裏側からの透過光の強度が第1薄膜10
の存在によって弱められるので、条件を選ぶことによっ
て本発明を適用できる。As described above, since the transparent thin film 20 on the first thin film 10 is removed by etching, there is no fear of re-deposition, and the patterning accuracy of the transparent thin film 21 is the same as that of the lift-off method. Even if a normal resist is used as the first thin film 10, the intensity of transmitted light from the back side of the substrate 1 will be lower than the first thin film 10.
The present invention can be applied by selecting the conditions.
第2図(a)〜(f)は本発明の他の実施例の工程断面
である。本実施例では、第1薄膜は上層の不透明′4暎
10と下層薄1摸11より成っている。第2図(a)は
、上層の不透明薄膜10をバターニングした断面を示し
、第2図(b)は上層薄膜10をマスクとして下層Ii
!411をオーバーエッチした断面である。FIGS. 2(a) to 2(f) are process cross-sections of another embodiment of the present invention. In this embodiment, the first thin film consists of an upper opaque layer 10 and a lower layer 11. FIG. 2(a) shows a cross section of the upper layer opaque thin film 10 that has been patterned, and FIG. 2(b) shows the lower layer Ii using the upper layer thin film 10 as a mask.
! This is a cross section obtained by over-etching 411.
オーバーエッチによって土1d 薄m 1oにオーバー
・・ングが生じる。第2図(C)は、透明薄膜20.2
1を下層薄膜11の厚み以下に堆積し7’(断面を示す
。Due to over-etching, over-etching occurs on the soil 1d thin m 1o. FIG. 2(C) shows the transparent thin film 20.2.
1 was deposited to a thickness equal to or less than that of the lower thin film 11 and 7' (cross section is shown).
上層薄膜100オーバーハングによって透明薄膜20と
21は完全に分離できる。The transparent thin films 20 and 21 can be completely separated by the overhang of the upper thin film 100.
第2図(d)では、ネガレジストをコートした断面を示
し、基板1の裏側から光を照射、現像をイIなうと残し
たい透明薄1lA21上のみネガレジストが残±(第2
図(e))。その後、第2図(blの様に、透明薄膜2
0をエッチ除去し、上層薄膜10、レジスト61を除去
する。必要に応じて下層薄膜11を除去してもよいし、
上層薄膜10を除去しないで他の目的(例えば配線の一
部)に使用でき・る。FIG. 2(d) shows a cross section coated with a negative resist, and when light is irradiated from the back side of the substrate 1 and development is stopped, the negative resist remains only on the transparent thin layer 11A21 that is to be left.
Figure (e)). After that, as shown in Figure 2 (bl), the transparent thin film 2
0 is removed by etching, and the upper thin film 10 and resist 61 are removed. The lower thin film 11 may be removed if necessary,
The upper thin film 10 can be used for other purposes (for example, as part of wiring) without removing it.
上層薄膜10には金属、半導体、レジスト等が使用でき
、下M薄膜11には5iOz膜、背化嘆、レジスト等上
J!M1oをマスクにしてエッチ可能な膜が使用できる
。第2図の例と逆に下層薄膜11に不透明にすることも
可能である。第2図の例では、透明薄膜20.21が完
全に分離できリフトオフ時やすいと共に、残された透明
薄@21の端部にテーバ−がつけやすく次工程後のフ゛
ロセスに有利な利点を有している。The upper thin film 10 can be made of a metal, a semiconductor, a resist, etc., and the lower thin film 11 can be made of a 5iOz film, a thin film, a resist, etc. A film that can be etched using M1o as a mask can be used. It is also possible to make the lower thin film 11 opaque, contrary to the example shown in FIG. In the example shown in FIG. 2, the transparent thin films 20 and 21 can be completely separated, making it easy to lift off, and the edges of the remaining transparent thin film 21 can be easily tapered, which is advantageous for processing after the next step. ing.
以上の様に、本発明は透明基板上の透明薄膜のパターニ
ングに有効な方法で、透明薄膜として他の材料、ψりえ
ば酸化膜や窒化1摸、薄いa ’−Sl 9多結晶Si
、薄い金楓偵等にも適用できる。As described above, the present invention is an effective method for patterning a transparent thin film on a transparent substrate.
, can also be applied to thin gold maple detectives, etc.
第1図(a)〜(e)は本発明のバターニング法の一実
施例に沿った工程断面図、
第2図(a)〜<+>には本発明の他の実施例に沿った
工程断面図である。
1・・・透明基板 10・・・不透明4嘆 11・・・
下層第1薄嗅 20,21・・・透明薄ki50゜51
・・・ネガレジスト
以 上
出願人 株式会社 第二イ6工曾
第1図(α)
I
第1図(b)
l
第1図(e)
第2図(α)
/l
f
fFIGS. 1(a) to (e) are process sectional views according to one embodiment of the buttering method of the present invention, and FIGS. 2(a) to <+> are process sectional views according to another embodiment of the present invention. It is a process sectional view. 1... Transparent substrate 10... Opaque 4 parts 11...
Lower layer 1st light smell 20,21...Transparent light ki50゜51
...Negative resist or higher Applicant: 2nd I6 Co., Ltd. Figure 1 (α) I Figure 1 (b) l Figure 1 (e) Figure 2 (α) /l f f
Claims (2)
1薄膜を堆積し、所望の形状にバターニングし、前記基
板表面の一部を露出する工程と、前記露出した基板上及
び第1薄膜上に透明薄膜を堆積する工程と、前記透明薄
膜上にネガレジストをコートする工程と、前記基板裏側
より元を照射して第1薄膜上以外の部分の前記レジスト
を感光させて現像処理によって残す工程と、露出した第
1薄膜上の前記透明薄1戻を除去する工程と、前記ネガ
レジストを除去する工程とから成る透明薄膜のパターニ
ング方法。(1) Depositing an opaque or light-absorbing first thin film on a transparent insulating substrate, patterning it into a desired shape, and exposing a part of the substrate surface; a step of depositing a transparent thin film thereon, a step of coating a negative resist on the transparent thin film, a step of irradiating the source from the back side of the substrate to expose the resist in a portion other than the first thin film, and leaving it by a development process. A method for patterning a transparent thin film, comprising: a step of removing the transparent thin film 1 on the exposed first thin film; and a step of removing the negative resist.
Nの4咳のうち少なくとも一部が不透明もしくは光を吸
収する薄膜であり、かつ2層の薄膜をバターニングする
除、上層の薄膜をバターニング後、上層薄膜をマスクの
一部として用いて下1幀薄膜ヲオーバーエッチしてバタ
ーニングし、上層薄膜をオーバーハング状にすることを
特徴とする特許請求の範囲第1項記載の透明薄膜のバタ
ーニング方法。(2) the first thin film is composed of at least two layers;
At least a part of N's 4 layers is an opaque or light-absorbing thin film, and unless two layers of thin films are buttered, the upper thin film is used as part of a mask after buttering the upper thin film. 2. The method of buttering a transparent thin film according to claim 1, wherein the thin film is over-etched and buttered to form an overhanging shape of the upper thin film.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14158483A JPS6032203A (en) | 1983-08-02 | 1983-08-02 | Method of patterning transparent thin film |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14158483A JPS6032203A (en) | 1983-08-02 | 1983-08-02 | Method of patterning transparent thin film |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6032203A true JPS6032203A (en) | 1985-02-19 |
Family
ID=15295394
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14158483A Pending JPS6032203A (en) | 1983-08-02 | 1983-08-02 | Method of patterning transparent thin film |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6032203A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008243463A (en) * | 2007-03-26 | 2008-10-09 | Japan Steel Works Ltd:The | Transparent electrode patterning method |
-
1983
- 1983-08-02 JP JP14158483A patent/JPS6032203A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008243463A (en) * | 2007-03-26 | 2008-10-09 | Japan Steel Works Ltd:The | Transparent electrode patterning method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4218532A (en) | Photolithographic technique for depositing thin films | |
| US4451554A (en) | Method of forming thin-film pattern | |
| JPH0466345B2 (en) | ||
| JPH11204414A (en) | Pattern formation method | |
| JP2580681B2 (en) | Method for manufacturing semiconductor device | |
| JPS604221A (en) | Manufacture of semiconductor device | |
| JPH0434815B2 (en) | ||
| JPH02138468A (en) | Pattern formation method | |
| WO2019104836A1 (en) | Method for producing tft substrate | |
| JPS5867048A (en) | Maufacture of semiconductor device | |
| JPS6333746A (en) | Production of photomask | |
| JPS61222223A (en) | Formation of electrode of semiconductor element | |
| JPS5950053B2 (en) | Photo engraving method | |
| JPS61224713A (en) | Formation of conductor pattern | |
| JPS6019661B2 (en) | Electrode formation method | |
| JP2001168096A (en) | Wiring pattern forming method | |
| JPH01149435A (en) | Manufacture of semiconductor device | |
| JPS60173713A (en) | Surface leveling method of substrate with thin film pattern | |
| JPS62165651A (en) | Formation of resist pattern | |
| JPS58112331A (en) | Process of forming lift off pattern | |
| JPH03114230A (en) | Manufacture of semiconductor device | |
| JPH063813B2 (en) | Method of manufacturing thin film transistor | |
| JPH03263331A (en) | Manufacture of self alignment type thin film transistor | |
| JPH07240421A (en) | Wiring forming method for semiconductor device | |
| JPS59222815A (en) | Production of electrode substrate |