JPS61129936A - デ−タ再生回路 - Google Patents
デ−タ再生回路Info
- Publication number
- JPS61129936A JPS61129936A JP59252304A JP25230484A JPS61129936A JP S61129936 A JPS61129936 A JP S61129936A JP 59252304 A JP59252304 A JP 59252304A JP 25230484 A JP25230484 A JP 25230484A JP S61129936 A JPS61129936 A JP S61129936A
- Authority
- JP
- Japan
- Prior art keywords
- data
- phase
- clock
- sampling
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
- H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59252304A JPS61129936A (ja) | 1984-11-29 | 1984-11-29 | デ−タ再生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59252304A JPS61129936A (ja) | 1984-11-29 | 1984-11-29 | デ−タ再生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61129936A true JPS61129936A (ja) | 1986-06-17 |
| JPH025063B2 JPH025063B2 (fr) | 1990-01-31 |
Family
ID=17235383
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59252304A Granted JPS61129936A (ja) | 1984-11-29 | 1984-11-29 | デ−タ再生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61129936A (fr) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03106226A (ja) * | 1989-09-20 | 1991-05-02 | Victor Co Of Japan Ltd | デジタル記録再生装置 |
| US5345440A (en) * | 1990-09-14 | 1994-09-06 | National Transcommunications Limited | Reception of orthogonal frequency division multiplexed signals |
| EP0792040A3 (fr) * | 1996-02-26 | 2000-12-27 | Matsushita Electric Industrial Co., Ltd. | Récepteur de données |
| EP1657846A3 (fr) * | 1996-07-22 | 2008-03-12 | Nippon Telegraph And Telephone Corporation | Procédé et circuit de récupération d'horloge |
| JP2010041283A (ja) * | 2008-08-04 | 2010-02-18 | Nec Electronics Corp | 通信装置 |
-
1984
- 1984-11-29 JP JP59252304A patent/JPS61129936A/ja active Granted
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03106226A (ja) * | 1989-09-20 | 1991-05-02 | Victor Co Of Japan Ltd | デジタル記録再生装置 |
| US5345440A (en) * | 1990-09-14 | 1994-09-06 | National Transcommunications Limited | Reception of orthogonal frequency division multiplexed signals |
| EP0792040A3 (fr) * | 1996-02-26 | 2000-12-27 | Matsushita Electric Industrial Co., Ltd. | Récepteur de données |
| EP1657846A3 (fr) * | 1996-07-22 | 2008-03-12 | Nippon Telegraph And Telephone Corporation | Procédé et circuit de récupération d'horloge |
| JP2010041283A (ja) * | 2008-08-04 | 2010-02-18 | Nec Electronics Corp | 通信装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH025063B2 (fr) | 1990-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU611696B2 (en) | Clock signal generation system | |
| US4821297A (en) | Digital phase locked loop clock recovery scheme | |
| US5539355A (en) | Frequency-shift-keying detector using digital circuits | |
| US4015083A (en) | Timing recovery circuit for digital data | |
| US5546032A (en) | Clock signal regeneration method and apparatus | |
| US5666388A (en) | Clock recovery circuit with matched oscillators | |
| EP0660611B1 (fr) | Circuit de récupération d'horloge pour un signal vidéo numérique sériel | |
| US6750682B2 (en) | Method of and apparatus for detecting difference between frequencies, and phase locked loop circuit | |
| JPS61129936A (ja) | デ−タ再生回路 | |
| JPS6348471B2 (fr) | ||
| US5745314A (en) | Clock generating circuit by using the phase difference between a burst signal and the oscillation signal | |
| JP2000228660A (ja) | クロック再生/識別装置 | |
| US7397881B2 (en) | Erroneous phase lock detection circuit | |
| CN113541915A (zh) | 一种宽动态范围的快速时钟恢复实现方法及装置 | |
| US5243630A (en) | Method of and arrangement for generating a clock signal from a biphase modulated digital signal | |
| US4362997A (en) | Quadriphase differential demodulator | |
| US4415933A (en) | Carrier wave recovery circuit | |
| RU2138907C1 (ru) | Устройство синхронизации цифрового приемника | |
| US6356612B1 (en) | Clock signal reproducing apparatus | |
| KR100219880B1 (ko) | 완전 디지털 위상 검출 장치를 이용한 디지털수신기 및디지털 위상 검출 방법 | |
| JPH0767167B2 (ja) | 波形等化器 | |
| KR0141689B1 (ko) | 고속 pll 주파수 합성회로 | |
| JP2863161B2 (ja) | 位相同期クロック信号発生装置 | |
| JPS61234138A (ja) | 位相同期回路 | |
| JPH03119881A (ja) | クロック発生回路 |