JPS6115452B2 - - Google Patents
Info
- Publication number
- JPS6115452B2 JPS6115452B2 JP10526078A JP10526078A JPS6115452B2 JP S6115452 B2 JPS6115452 B2 JP S6115452B2 JP 10526078 A JP10526078 A JP 10526078A JP 10526078 A JP10526078 A JP 10526078A JP S6115452 B2 JPS6115452 B2 JP S6115452B2
- Authority
- JP
- Japan
- Prior art keywords
- code
- stored
- control storage
- register
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10526078A JPS5532162A (en) | 1978-08-29 | 1978-08-29 | Microprogram production system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10526078A JPS5532162A (en) | 1978-08-29 | 1978-08-29 | Microprogram production system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5532162A JPS5532162A (en) | 1980-03-06 |
| JPS6115452B2 true JPS6115452B2 (2) | 1986-04-24 |
Family
ID=14402678
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10526078A Granted JPS5532162A (en) | 1978-08-29 | 1978-08-29 | Microprogram production system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5532162A (2) |
-
1978
- 1978-08-29 JP JP10526078A patent/JPS5532162A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5532162A (en) | 1980-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3374466A (en) | Data processing system | |
| US3938100A (en) | Virtual addressing apparatus for addressing the memory of a computer utilizing associative addressing techniques | |
| JPH0248931B2 (2) | ||
| JPH0346850B2 (2) | ||
| JPS6049332B2 (ja) | マイクロプログラム制御方式 | |
| KR920004279B1 (ko) | 포인터레지스터를 구비한 마이크로프로세서 | |
| GB1003924A (en) | Indirect addressing system | |
| JPS6115452B2 (2) | ||
| EP0336091A2 (en) | Pipeline type microprocessor | |
| JPS60168251A (ja) | アドレス変換制御装置 | |
| JPS6330658B2 (2) | ||
| US20020156964A1 (en) | Reduction of bank switching instructions in main memory of data processing apparatus having main memory and plural memory | |
| JP2985244B2 (ja) | 情報処理装置 | |
| KR960029969A (ko) | 파이프라인 처리기능을 갖는 데이타프로세서 | |
| JPS6148735B2 (2) | ||
| JPS60189043A (ja) | プロセツサ | |
| JPS6146854B2 (2) | ||
| JPH08297583A (ja) | 割り込み処理装置およびその方法 | |
| JPS5840273B2 (ja) | デ−タシヨリソウチ | |
| JPS6226738B2 (2) | ||
| JPH04199240A (ja) | キャッシュシステム | |
| JPS59186048A (ja) | マイクロプログラム制御方式 | |
| JPS61157942A (ja) | マイクロプログラム制御計算機 | |
| JPH02272654A (ja) | キャッシュメモリ装置 | |
| JPS60223099A (ja) | 連想メモリ |