JPS6175943A - アドレス変換装置 - Google Patents
アドレス変換装置Info
- Publication number
- JPS6175943A JPS6175943A JP59198014A JP19801484A JPS6175943A JP S6175943 A JPS6175943 A JP S6175943A JP 59198014 A JP59198014 A JP 59198014A JP 19801484 A JP19801484 A JP 19801484A JP S6175943 A JPS6175943 A JP S6175943A
- Authority
- JP
- Japan
- Prior art keywords
- address
- signal
- erase
- conversion
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59198014A JPS6175943A (ja) | 1984-09-21 | 1984-09-21 | アドレス変換装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59198014A JPS6175943A (ja) | 1984-09-21 | 1984-09-21 | アドレス変換装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6175943A true JPS6175943A (ja) | 1986-04-18 |
| JPH0341858B2 JPH0341858B2 (mo) | 1991-06-25 |
Family
ID=16384074
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59198014A Granted JPS6175943A (ja) | 1984-09-21 | 1984-09-21 | アドレス変換装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6175943A (mo) |
-
1984
- 1984-09-21 JP JP59198014A patent/JPS6175943A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0341858B2 (mo) | 1991-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR880000299B1 (ko) | 캐쉬장치 | |
| EP0405318A2 (en) | Microprocessor having cash bypass signal terminal | |
| US4937738A (en) | Data processing system which selectively bypasses a cache memory in fetching information based upon bit information of an instruction | |
| JPH0137773B2 (mo) | ||
| US5159677A (en) | Method and system for storing data in and retrieving data from a non-main storage virtual data space | |
| KR910001314B1 (ko) | 데이타 처리 시스템에서의 가상 메모리 사용방법 | |
| JPH05181750A (ja) | アドレス変換装置および方法 | |
| JPH0519176B2 (mo) | ||
| JPH06139149A (ja) | 多重仮想空間制御装置 | |
| JPS6175943A (ja) | アドレス変換装置 | |
| JP3132566B2 (ja) | 命令先行制御装置 | |
| JPS6175944A (ja) | アドレス変換装置 | |
| JP2501353B2 (ja) | プリフェッチ制御方式 | |
| JPS5994287A (ja) | 高速アドレス変換装置 | |
| JP2507785B2 (ja) | ペ―ジテ―ブルエントリ無効化装置 | |
| JPH05324479A (ja) | アドレス変換機構のクリア回路 | |
| JPH0439099B2 (mo) | ||
| JP3171289B2 (ja) | 情報処理装置 | |
| JPS6045872A (ja) | 高速緩衝記憶装置 | |
| JPH01142957A (ja) | アドレス変換装置 | |
| JPS60164856A (ja) | デ−タ検索装置 | |
| JPS58196681A (ja) | 仮想マシンシステムにおけるアドレス変換方式 | |
| JPS59140685A (ja) | 階層式キヤツシユメモリを有するデ−タ処理装置 | |
| JPH07319772A (ja) | アドレス変換制御装置 | |
| JPH04355847A (ja) | ストアバッファ制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |