JPS6180977A - Television receiver - Google Patents

Television receiver

Info

Publication number
JPS6180977A
JPS6180977A JP20156284A JP20156284A JPS6180977A JP S6180977 A JPS6180977 A JP S6180977A JP 20156284 A JP20156284 A JP 20156284A JP 20156284 A JP20156284 A JP 20156284A JP S6180977 A JPS6180977 A JP S6180977A
Authority
JP
Japan
Prior art keywords
contrast
screen
circuit
picture
video signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20156284A
Other languages
Japanese (ja)
Inventor
Koji Aoki
青木 宏司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP20156284A priority Critical patent/JPS6180977A/en
Publication of JPS6180977A publication Critical patent/JPS6180977A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To always keep a contrast of a slave picture constant, and to always read the contents of an image without any trouble by controlling the contrast of the slave picture without making it depend on a master picture. CONSTITUTION:A video signal 12 sent out from a synthesizing circuit 8 is supplied to a cathode ray tube 6, and also supplied to a master picture contrast controlling circuit 13 and a slave picture contrast holding circuit 14. The master picture contrast controlling circuit 13 uses an average current of the cathode ray tube 6 as a control signal and controls a contrast of the video signal 12. The slave picture contrast holding circuit 14 is brought to an on-off control by a gate pulse 11, and holds a contrast of only a slave picture image signal in the video signal 12, in a constant state. Outputs of these circuits 13, 14 are selected by a switch 15 which is brought to opening and closing control by the gate pulse 11, and fed back to the synthesizing circuit 8.

Description

【発明の詳細な説明】 ヤー、イン・ピクチャ一方式のテレビジ目ン受像機に関
する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an in-picture television receiver.

〔発明の技術的背景とその問題点〕[Technical background of the invention and its problems]

第3図にピクチャー・イン・ピクチャ一方式のテレビジ
1ン受像機の概略構成図を示す。1はテレビジョン放送
信号受信用アンテナ、2はチェーチー、3は映像中間周
波増幅器、4は映像検波回路、5は映像増幅回路、6は
陰極線管であり、通常のテレビジョン信号の映像信号を
侍て受信画像(親画面)を映出するテレビジョン受1ボ
回路全構成している。7は親画面中の一部に映出さnる
子UMJ正映像映像信号を発生する子画面映塚信号先生
回路である。
FIG. 3 shows a schematic diagram of a picture-in-picture type television receiver. 1 is a television broadcast signal receiving antenna, 2 is a checkerboard, 3 is a video intermediate frequency amplifier, 4 is a video detection circuit, 5 is a video amplification circuit, and 6 is a cathode ray tube, which receives the video signal of a normal television signal. The entire television receiver circuit is configured to display the received image (main screen). Reference numeral 7 denotes a sub-screen image signal teacher circuit which generates a sub-UMJ normal image video signal to be displayed on a part of the main screen.

子画面映像信号10は、前記チー−チー2とは他系統の
チー−チーを介して得られるテレビジョン信号でめった
り、またテレビジョン受像機に内蔵されるキャラタタジ
エネレーシ目ンより発生される文字、図形等であったり
と様々のものが考えられる。これら子画面映像信号10
は甘酸回路8を介し親画面映像信号9の一部に重畳嘔n
で吹出される合成回路8は、供給される親画面および子
画面映像信号のそれぞれに輝度+;’fg:、コントラ
スト調整等を行い、両映像信号全重畳して出力する回路
である。第4図を用いて上記重畳方法を説明する親画面
中に子画面を映出するには、親画面挟体信号9の一部に
子画面映像信号10を時間軸圧縮し、親画OfI吠1氷
信号9に代え挿入すnばよい。ゲートパルス11ば、こ
の押入位置を規定するパルスであリ、パルス発生位置に
対応する親画面==倍信号抹消され、代りに子画面映像
信号10が挿入される。
The sub-screen video signal 10 is often a television signal obtained through a channel other than the channel 2, or is generated from a character generator built into the television receiver. Various things can be considered, such as characters, figures, etc. These small screen video signals 10
is superimposed on a part of the main screen video signal 9 via the sweet-acid circuit 8.
The synthesis circuit 8 blown out is a circuit that performs luminance +;'fg:, contrast adjustment, etc. on each of the supplied main screen and sub-screen video signals, and outputs both video signals by fully superimposing them. The above superimposition method will be explained with reference to FIG. 4. In order to project a child screen on the main screen, the child screen video signal 10 is time-axis compressed into a part of the main screen sandwich signal 9, and the main screen OfI It is sufficient to insert it instead of the 1 ice signal 9. The gate pulse 11 is a pulse that defines this push-in position, and the main screen == double signal corresponding to the pulse generation position is deleted, and the sub-screen video signal 10 is inserted in its place.

このとき子画面映像信号10のコントラストは、親画d
Oのそれに対し制限されている。これは小画面を形成す
る子7iII]映像信号10のコントラス)f親画面映
像信号9のコントラストよシ押えることで小さな文字等
を見易くするためである。
At this time, the contrast of the child screen video signal 10 is the main picture d.
It is restricted to that of O. This is to make small characters etc. easier to see by suppressing the contrast of the main screen video signal 9.

上述の如き状態で映出される子画面は、それでも親子両
画像のコントラスト比が大きくなると、見辛くなる。そ
こで従来においては、特公昭56−39594号に記載
の如く、親画面の平均輝度レベルル (APL )を検出し、この輝度レペ蒼に応じて親画面
と子画面の明るさの比を制御し、以って両画塚のコント
ラスト比を一定に保つことが提案されている。しかしな
がら、この方法によると、親画面のコントラストが小さ
くなると、それに追随して千両lのコントラストも低下
してしまうため、本来画面の小さな子画面の映出回答は
、判読不能となってし1う不都合を有していた。
Even so, the child screen displayed in the above state becomes difficult to see when the contrast ratio between the parent and child images becomes large. Therefore, in the past, as described in Japanese Patent Publication No. 56-39594, the average brightness level (APL) of the main screen is detected, and the ratio of the brightness of the main screen and the sub-screen is controlled according to this brightness level. Therefore, it has been proposed to keep the contrast ratio of both picture mounds constant. However, according to this method, when the contrast of the main screen decreases, the contrast of the sub-screen also decreases, so the displayed response on the sub-screen, which is originally small, becomes illegible. It was inconvenient.

〔発明の目的〕[Purpose of the invention]

本発明は、上記問題点に鑑み成されたものであり、親画
面中に映出される子画面を、常時その内容か十分判読で
きる状態で映出可能とするテレビジョン受像機を提供す
ることを目的とする。
The present invention has been made in view of the above-mentioned problems, and an object of the present invention is to provide a television receiver that can always display a sub-screen displayed on a main screen in a state where the contents are sufficiently legible. purpose.

〔発明の概安〕[Summary of the invention]

本発明は、上記目的をMmするため、子画面のコントラ
スtt−親画面には依存させず制御するものであり、千
両(2)のコントラストを審時はぼ一定とする帰還制御
を行うことを骨子とする。
In order to achieve the above object, the present invention controls the contrast of the child screen without depending on the parent screen (tt), and performs feedback control to keep the contrast of 1,000 ryo (2) approximately constant at the time of trial. Make it the gist.

〔発明の笑絶倒〕[The invention is hilarious]

第1図に、本発明に係るテレビジョン受像機の概略構成
を示す。合g1g回路8より送出される映像信号12は
、Pi極線管6に供給されると共に、親画面コントラス
ト側端回路13、子画面コントラスト保持回路14に供
給される〇 両回路13,14の出力は、ゲートパルス11により開
閉制御されるスイッチ15を介して合成回路8に帰還さ
れる。
FIG. 1 shows a schematic configuration of a television receiver according to the present invention. The video signal 12 sent from the combined g1g circuit 8 is supplied to the Pi electrode ray tube 6, and is also supplied to the main screen contrast side end circuit 13 and the sub screen contrast holding circuit 14. is fed back to the synthesis circuit 8 via a switch 15 whose opening and closing are controlled by a gate pulse 11.

親画lコントラスト制御回路13は、陰極線゛u6の平
均電流を制御信号として、供給される映像信号12のコ
ントラストを制御する。すなわち、陰極線トを高める制
御を行う〇 面画像信号10のみのコントラストを一定に保持し出力
する回路でめる。これら回路13 、14の出力はゲー
トパルス11により開閉開側1されるスイッチ15によ
り選択され合成回路8に#還される。スイッチ15はゲ
ートパルス11の供給期間(子画面映像信号期間)は、
子−lコントラスト保持回路14の出力を選択し、七の
他の期間(親画面状像信号期間)は親画面コントラスト
比」呻回路13の出力を選択する。
The main picture l contrast control circuit 13 controls the contrast of the supplied video signal 12 using the average current of the cathode ray u6 as a control signal. That is, a circuit is used to maintain and output the contrast of only the 〇-plane image signal 10, which performs control to increase cathode rays. The outputs of these circuits 13 and 14 are selected by a switch 15 which is opened and closed by the gate pulse 11 and fed back to the combining circuit 8. The switch 15 is set during the supply period of the gate pulse 11 (sub-screen video signal period).
The output of the sub-l contrast holding circuit 14 is selected, and the output of the main screen contrast ratio retaining circuit 13 is selected during the seventh other period (main screen image signal period).

上述の7口〈各々コントラスト制御された親画面画像信
号および子側面画1家信号は合成回路8に帰還されるこ
とにより重畳されて出力され、陰極線管6の表示画面上
に映出される。
The above-mentioned seven contrast-controlled main screen image signals and sub-side image single signal are fed back to the synthesis circuit 8 to be output in a superimposed manner and displayed on the display screen of the cathode ray tube 6.

第2図に上記子画面コントラスト保持回路14の具体的
回路構成例を示す。ペースに映像信号12が供給される
トラレジスタQ1のエミッタは抵抗R1を介してトラン
ジスタQ2のコレクタに接続されている。このトランジ
スタQ2のエミッタは基準′電位に接続されており、そ
のペースにはゲートパルス11か供給される。よってト
ランジスタQI  Kおける映像信号12の増幅は、ゲ
ートパルス11の供給期間、丁なわち子画面映像信号1
0の入力期間に限り行われることになる。
FIG. 2 shows a specific example of the circuit configuration of the small screen contrast holding circuit 14. The emitter of the transistor Q1, to which the video signal 12 is supplied to the pace, is connected to the collector of the transistor Q2 via a resistor R1. The emitter of this transistor Q2 is connected to the reference potential, and the gate pulse 11 is supplied to its pace. Therefore, the amplification of the video signal 12 in the transistor QIK is performed during the supply period of the gate pulse 11, that is, the sub-screen video signal 1.
This will be done only during the input period of 0.

壇福された子画面I5!−像イぎ号1O1aトランジス
タQ1のコレクタより出力され、トランジスタQ3のペ
ースに供給される。このトランジスタQ3のペースと電
源噴量には抵抗R2が接続されておシ、コレクタは基準
電位に接続されている。また、トランジスタQ3のエミ
ッタと前記電源−+−tQB間には、コンデンサCと抵
抗R3を直列接続した直列回路と抵抗R4とが並列接続
されている。ここでコンデンサCの容tを犬きく設定す
ることにより、コントラストの平均化が一定期間に渡り
行われ、子画面映像信号10のコントラストは一定値に
保持される。
Danpuku child screen I5! - Image signal 1O1a is output from the collector of transistor Q1 and supplied to the pace of transistor Q3. A resistor R2 is connected to the pace and power injection amount of this transistor Q3, and the collector is connected to a reference potential. Further, a series circuit in which a capacitor C and a resistor R3 are connected in series and a resistor R4 are connected in parallel between the emitter of the transistor Q3 and the power supply -+-tQB. By setting the capacitance t of the capacitor C to a large value, the contrast is averaged over a certain period of time, and the contrast of the small screen video signal 10 is maintained at a constant value.

上記コントラスト制御された信号はバンファアンプOP
I を通して出力され、以後スイッチ15により選択さ
れる。
The above contrast-controlled signal is sent to the Banfa amplifier OP.
It is output through I and is subsequently selected by switch 15.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、子画面のコントラストは親画面に依存
せず、また子画面口片の絵柄に係わらす一=に保たれる
。すなわち、子画面画家信号のコントラストが大きい場
合にはコントラストkMし逆にコントラストが小さい場
合にはコントラストが上げられる。画像表示上コントラ
ストが小さい場合には映像内容が不明瞭になるのは勿論
であるが、子画面は表示画圓上において小画面で形成さ
れるため、コントラストが大きな場合にも、視覚上、非
常に見辛いものとなる・ 本発明によれば、子画面のコントラストは一定に殊たれ
るため、上記問題点が解消され、画像内容の判読を常時
支障なく行うことができる。
According to the present invention, the contrast of the child screen is kept constant regardless of the parent screen and regardless of the pattern of the mouthpiece of the child screen. That is, when the contrast of the sub-screen painter signal is large, the contrast is increased to kM, and conversely, when the contrast is small, the contrast is increased. Of course, if the contrast on the image display is low, the video content will become unclear, but since the sub-screen is formed by a small screen on the display screen, even if the contrast is high, it will cause visual problems. According to the present invention, since the contrast of the sub-screen is limited to a certain level, the above-mentioned problem is solved, and the image contents can be read without any trouble at all times.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例に係るテレビジョン受像機の
概略構成図、第2図は本発明に係る子画面コントラスト
保持回路の回路構成図、第3図は従来のテレビジョン受
像機の概略構成図、第4図は映像信号の波形図である。 6・・・Vi極線管  7・・・子画面映像イど号発生
回路8・・・合成図11・・・ゲートパルス12・・・
子画面コントラスト保持回路15・・・スイッチ 代理人弁理士  則 近 惹 佑 第1図 す 第2図 第3図 ′@ 4 図
FIG. 1 is a schematic diagram of a television receiver according to an embodiment of the present invention, FIG. 2 is a circuit diagram of a sub-screen contrast holding circuit according to the present invention, and FIG. 3 is a diagram of a conventional television receiver. The schematic configuration diagram and FIG. 4 are waveform diagrams of video signals. 6...Vi pole ray tube 7...Small screen video number generation circuit 8...Synthesis diagram 11...Gate pulse 12...
Sub-screen contrast retention circuit 15...Switch agent Patent attorney Nori Chika Atsushi Figure 1 Figure 2 Figure 3'@ Figure 4

Claims (1)

【特許請求の範囲】[Claims] 表示画面上に映出される画像(親画面)中に他の画像(
子画面)を映出可能なテレビジョン受像機において、子
画面映像信号のコントラスを一定とすることを特徴とす
るテレビジョン受像機。
If another image (main screen) is displayed on the display screen (main screen)
1. A television receiver capable of displaying a sub-screen (sub-screen), characterized in that the contrast of the sub-screen video signal is constant.
JP20156284A 1984-09-28 1984-09-28 Television receiver Pending JPS6180977A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20156284A JPS6180977A (en) 1984-09-28 1984-09-28 Television receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20156284A JPS6180977A (en) 1984-09-28 1984-09-28 Television receiver

Publications (1)

Publication Number Publication Date
JPS6180977A true JPS6180977A (en) 1986-04-24

Family

ID=16443108

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20156284A Pending JPS6180977A (en) 1984-09-28 1984-09-28 Television receiver

Country Status (1)

Country Link
JP (1) JPS6180977A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0621729A1 (en) * 1993-04-22 1994-10-26 Siemens Aktiengesellschaft Device for display of a first picture in a second picture on a screen
EP0627849A1 (en) * 1993-06-02 1994-12-07 Thomson Consumer Electronics, Inc. On-screen-display generator
KR100425315B1 (en) * 2001-12-15 2004-03-30 삼성전자주식회사 Image improvement apparatus and method in border region

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0621729A1 (en) * 1993-04-22 1994-10-26 Siemens Aktiengesellschaft Device for display of a first picture in a second picture on a screen
EP0627849A1 (en) * 1993-06-02 1994-12-07 Thomson Consumer Electronics, Inc. On-screen-display generator
CN1083210C (en) * 1993-06-02 2002-04-17 汤姆森消费电子有限公司 On-screen display generator
SG88711A1 (en) * 1993-06-02 2002-05-21 Thomson Consumer Electronics On-screen-display generator
KR100425315B1 (en) * 2001-12-15 2004-03-30 삼성전자주식회사 Image improvement apparatus and method in border region

Similar Documents

Publication Publication Date Title
JPH0153555B2 (en)
JPH08509582A (en) Subliminal message display system
KR100192698B1 (en) Television receiver
JPH0353832B2 (en)
US4520397A (en) Auto brightness limiter circuit for television
KR19990032565A (en) Television with multi-user environmental storage function
EP0696138A2 (en) Television receiver with a non-linear signal processing which is selectively disabled during displaying of a multi-image video signal
US5519445A (en) Television receiver having caption displaying capability
JPS63185172A (en) television receiver
JPH0132448Y2 (en)
JPH0520949B2 (en)
JPS5647171A (en) Television receiver
JPH0290788A (en) Television receiver
JPS5648766A (en) Two-screen television receiver
JPS5558678A (en) Channel display unit in television receiver
JPS6031336Y2 (en) color television receiver
JPH0715246Y2 (en) Television receiver
JP3059855U (en) Home tv receiver
JPS626395B2 (en)
JPH0215424Y2 (en)
JPS6199489A (en) Television receiver
JPS61269573A (en) Halftone signal processing circuit in television receiver
JPS59218080A (en) Pedestal level clamp circuit
JPS63191484A (en) Color television receiver
JPS6123473A (en) Dc reproducing circuit