JPS6182236A - デ−タ処理装置 - Google Patents
デ−タ処理装置Info
- Publication number
- JPS6182236A JPS6182236A JP20483084A JP20483084A JPS6182236A JP S6182236 A JPS6182236 A JP S6182236A JP 20483084 A JP20483084 A JP 20483084A JP 20483084 A JP20483084 A JP 20483084A JP S6182236 A JPS6182236 A JP S6182236A
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- access
- control
- area
- specific area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/268—Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Storage Device Security (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20483084A JPS6182236A (ja) | 1984-09-29 | 1984-09-29 | デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20483084A JPS6182236A (ja) | 1984-09-29 | 1984-09-29 | デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6182236A true JPS6182236A (ja) | 1986-04-25 |
| JPH0518137B2 JPH0518137B2 (2) | 1993-03-11 |
Family
ID=16497087
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20483084A Granted JPS6182236A (ja) | 1984-09-29 | 1984-09-29 | デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6182236A (2) |
-
1984
- 1984-09-29 JP JP20483084A patent/JPS6182236A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0518137B2 (2) | 1993-03-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6018759A (en) | Thread switch tuning tool for optimal performance in a computer processor | |
| KR920010978B1 (ko) | 개선된 입·출력 인터럽트 제어를 가지는 가상 컴퓨터 시스템 | |
| US4124891A (en) | Memory access system | |
| US4851991A (en) | Central processor unit for digital data processing system including write buffer management mechanism | |
| JPS58191046A (ja) | Cpu制御方法 | |
| EP1029269A1 (en) | Method and apparatus for selecting thread switch events in a multithreaded processor | |
| JPH03217949A (ja) | 計算機システム | |
| US4831581A (en) | Central processor unit for digital data processing system including cache management mechanism | |
| JPH06168179A (ja) | 非同期コプロセッサによるデータ移動方法および装置 | |
| EP1027650A1 (en) | Method and apparatus for altering thread priorities in a multithreaded processor | |
| JP2009517742A (ja) | マイクロコントローラに基づくフラッシュメモリデジタルコントローラシステムのためのコマンドデコーダ | |
| GB1491520A (en) | Computer with i/o control | |
| US5129079A (en) | Computer system having subinstruction surveillance capability | |
| US5003468A (en) | Guest machine execution control system for virutal machine system | |
| JP2015158936A (ja) | データ処理装置 | |
| JPS6182236A (ja) | デ−タ処理装置 | |
| JP2000353092A (ja) | 情報処理装置及びそのレジスタファイル切替方法 | |
| US7765383B2 (en) | Data processing unit and data processing apparatus using data processing unit | |
| US7237099B2 (en) | Multiprocessor system having a plurality of control programs stored in a continuous range of addresses of a common memory and having identification registers each corresponding to a processor and containing data used in deriving a starting address of a CPU-linked interrupt handler program to be executed by the corresponding processor | |
| JPH05250254A (ja) | 記憶回路 | |
| JPH0635747A (ja) | デバッグ支援装置 | |
| US20070288675A1 (en) | Bus system, bus slave and bus control method | |
| JP3323341B2 (ja) | エミュレーション用プロセッサおよびそれを搭載したエミュレータ | |
| JPH042974B2 (2) | ||
| JPS5834856B2 (ja) | キオクセイギヨソウチ |