JPS6238742B2 - - Google Patents

Info

Publication number
JPS6238742B2
JPS6238742B2 JP55063640A JP6364080A JPS6238742B2 JP S6238742 B2 JPS6238742 B2 JP S6238742B2 JP 55063640 A JP55063640 A JP 55063640A JP 6364080 A JP6364080 A JP 6364080A JP S6238742 B2 JPS6238742 B2 JP S6238742B2
Authority
JP
Japan
Prior art keywords
memory
refresh
bus
gate
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55063640A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56159746A (en
Inventor
Shinji Nishibe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP6364080A priority Critical patent/JPS56159746A/ja
Publication of JPS56159746A publication Critical patent/JPS56159746A/ja
Publication of JPS6238742B2 publication Critical patent/JPS6238742B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
JP6364080A 1980-05-14 1980-05-14 Information processor Granted JPS56159746A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6364080A JPS56159746A (en) 1980-05-14 1980-05-14 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6364080A JPS56159746A (en) 1980-05-14 1980-05-14 Information processor

Publications (2)

Publication Number Publication Date
JPS56159746A JPS56159746A (en) 1981-12-09
JPS6238742B2 true JPS6238742B2 (fr) 1987-08-19

Family

ID=13235149

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6364080A Granted JPS56159746A (en) 1980-05-14 1980-05-14 Information processor

Country Status (1)

Country Link
JP (1) JPS56159746A (fr)

Also Published As

Publication number Publication date
JPS56159746A (en) 1981-12-09

Similar Documents

Publication Publication Date Title
US4449183A (en) Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
US4172282A (en) Processor controlled memory refresh
US5265231A (en) Refresh control arrangement and a method for refreshing a plurality of random access memory banks in a memory system
US5201036A (en) Data processor having wait state control unit
JP2002366444A (ja) ランダムアクセスメモリ装置におけるソフトエラーを補正するシステム及び方法
EP0321628B1 (fr) Interface pour une mémoire commune d'un système de traitement de données
US6272583B1 (en) Microprocessor having built-in DRAM and internal data transfer paths wider and faster than independent external transfer paths
JP3092566B2 (ja) パイプライン方式のバスを用いたメモリ制御方式
JPS6027051B2 (ja) ランダム・アクセス記憶装置のアクセス時間短縮装置
US6567908B1 (en) Method of and apparatus for processing information, and providing medium
JPS62120574A (ja) ベクトル処理装置
US4040122A (en) Method and apparatus for refreshing a dynamic memory by sequential transparent readings
JPH0721114A (ja) マルチプロセッサシステムの共有メモリ制御装置
US5680591A (en) Method and apparatus for monitoring a row address strobe signal in a graphics controller
JPS6238742B2 (fr)
JPH1091471A (ja) 集積化デジタル処理装置及びその動作試験方法
JPS6238741B2 (fr)
US6701398B1 (en) Global bus synchronous transaction acknowledge with nonresponse detection
JP3629056B2 (ja) ランダムアクセスメモリのメモリチップ拡張制御方法及び装置
US12224030B2 (en) Memory system
JP2913099B2 (ja) Ｄｒａｍリフレッシュ装置
JPH0140432B2 (fr)
JP2853555B2 (ja) 記憶制御装置
JPH06325570A (ja) ダイナミックメモリリフレッシュ回路
JP2628588B2 (ja) Ｄｒａｍのリフレッシュ回路