JPS6243218B2 - - Google Patents

Info

Publication number
JPS6243218B2
JPS6243218B2 JP2282781A JP2282781A JPS6243218B2 JP S6243218 B2 JPS6243218 B2 JP S6243218B2 JP 2282781 A JP2282781 A JP 2282781A JP 2282781 A JP2282781 A JP 2282781A JP S6243218 B2 JPS6243218 B2 JP S6243218B2
Authority
JP
Japan
Prior art keywords
basic cell
data
input
bus
data register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP2282781A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57137939A (en
Inventor
Hiroto Yasura
Tadashi Takagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyoto University NUC
Original Assignee
Kyoto University NUC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyoto University NUC filed Critical Kyoto University NUC
Priority to JP2282781A priority Critical patent/JPS57137939A/ja
Publication of JPS57137939A publication Critical patent/JPS57137939A/ja
Publication of JPS6243218B2 publication Critical patent/JPS6243218B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
    • G06F7/24—Sorting, i.e. extracting data from one or more carriers, rearranging the data in numerical or other ordered sequence, and rerecording the sorted data on the original carrier or on a different carrier or set of carriers sorting methods in general

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP2282781A 1981-02-18 1981-02-18 Parallel counting and sorting method and its circuit Granted JPS57137939A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2282781A JPS57137939A (en) 1981-02-18 1981-02-18 Parallel counting and sorting method and its circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2282781A JPS57137939A (en) 1981-02-18 1981-02-18 Parallel counting and sorting method and its circuit

Publications (2)

Publication Number Publication Date
JPS57137939A JPS57137939A (en) 1982-08-25
JPS6243218B2 true JPS6243218B2 (de) 1987-09-11

Family

ID=12093520

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2282781A Granted JPS57137939A (en) 1981-02-18 1981-02-18 Parallel counting and sorting method and its circuit

Country Status (1)

Country Link
JP (1) JPS57137939A (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61117663A (ja) * 1984-10-26 1986-06-05 Fujitsu Ltd ソ−ト演算回路
JPH0792763B2 (ja) * 1988-11-16 1995-10-09 日本電気株式会社 障害処理方式
CN109460210B (zh) * 2018-10-22 2020-11-03 重庆中科云从科技有限公司 排序系统及数据处理方法

Also Published As

Publication number Publication date
JPS57137939A (en) 1982-08-25

Similar Documents

Publication Publication Date Title
US3800129A (en) Mos desk calculator
JPH0516054B2 (de)
JPS61107596A (ja) 連想記憶装置
JPH08504992A (ja) 動的記憶装置におけるパターン検索およびリフレッシュ論理
JPS58169675A (ja) モノリシツク型高速フ−リエ変換回路
US9933998B2 (en) Methods and apparatuses for performing multiplication
Crane et al. Bulk processing in distributed logic memory
Nayak et al. High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier
JPH0776910B2 (ja) リバウンド分類装置を併合装置として使用する分類加速装置
US11200029B2 (en) Extendable multiple-digit base-2n in-memory adder device
JPS6243218B2 (de)
JPH0666050B2 (ja) ソート処理方法
Blair Low cost sorting circuit for VLSI
EP0109137A2 (de) Teilproduktakkumulation in Hochleistungsmultipliziern
JP2803119B2 (ja) Ｃｍｏｓゲートアレイ消費電力計算方式
US4523210A (en) Fast error checked multibit multiplier
Chazelle et al. Optimality in VLSI
US4549280A (en) Apparatus for creating a multiplication pipeline of arbitrary size
JPS595937B2 (ja) 電子計算装置
Gajski et al. A parallel pipelined relational query processor: An architectural overview
JP2608600B2 (ja) ２つの数の和のパリティビットの計算装置
Parhami The mixed serial/parallel approach to VLSI search processors
JP2613963B2 (ja) データ入出力装置
Zeidler et al. On the Development of Dedicated Hardware for Searching
JPH05189979A (ja) プライオリティ・エンコーダ