JPS6254256B2 - - Google Patents
Info
- Publication number
- JPS6254256B2 JPS6254256B2 JP56059944A JP5994481A JPS6254256B2 JP S6254256 B2 JPS6254256 B2 JP S6254256B2 JP 56059944 A JP56059944 A JP 56059944A JP 5994481 A JP5994481 A JP 5994481A JP S6254256 B2 JPS6254256 B2 JP S6254256B2
- Authority
- JP
- Japan
- Prior art keywords
- bit
- code
- pulse
- present
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56059944A JPS57174959A (en) | 1981-04-20 | 1981-04-20 | Continuous suppression system for same sign |
| CA000401079A CA1186763A (en) | 1981-04-20 | 1982-04-15 | Consecutive identical digit suppression system in a digital communication system |
| GB8211095A GB2098432B (en) | 1981-04-20 | 1982-04-16 | Consecutive identical digit suppression system |
| DE3214150A DE3214150C2 (de) | 1981-04-20 | 1982-04-17 | Schaltungsanordnung zum Begrenzen der Anzahl gleicher aufeinanderfolgender Bits in einer Folge von Bits bei einer digitalen Übertragungseinrichtung |
| NLAANVRAGE8201608,A NL185969C (nl) | 1981-04-20 | 1982-04-19 | Bit-invoegsysteem voor het vermijden van een teveel aan opeenvolgende identieke bits. |
| FR8206678A FR2504327A1 (fr) | 1981-04-20 | 1982-04-19 | Systeme de suppression de chiffres identiques consecutifs d'un systeme de transmission numerique |
| US06/369,838 US4502143A (en) | 1981-04-20 | 1982-04-19 | Consecutive identical digit suppression system in a digital communication system |
| IT8267523A IT1212659B (it) | 1981-04-20 | 1982-04-20 | Sistema per la soppressione di digit identici consecutivi in un sistema di comunicazione digitale |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56059944A JPS57174959A (en) | 1981-04-20 | 1981-04-20 | Continuous suppression system for same sign |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57174959A JPS57174959A (en) | 1982-10-27 |
| JPS6254256B2 true JPS6254256B2 (de) | 1987-11-13 |
Family
ID=13127758
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56059944A Granted JPS57174959A (en) | 1981-04-20 | 1981-04-20 | Continuous suppression system for same sign |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57174959A (de) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63146629A (ja) * | 1986-12-10 | 1988-06-18 | Toshiba Corp | デ−タ伝送装置 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS545313A (en) * | 1977-06-14 | 1979-01-16 | Fuji Electric Co Ltd | Serial data delivery system |
-
1981
- 1981-04-20 JP JP56059944A patent/JPS57174959A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57174959A (en) | 1982-10-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5696800A (en) | Dual tracking differential manchester decoder and clock recovery circuit | |
| US4151373A (en) | Data transmission system | |
| US5127023A (en) | Retiming decoder/encoder | |
| US3705398A (en) | Digital format converter | |
| US4325053A (en) | Method and a circuit for decoding a C.M.I. encoded binary signal | |
| US5276713A (en) | Method of frame synchronization for digital mobile radio communication | |
| JPH0357664B2 (de) | ||
| JPS6254256B2 (de) | ||
| EP0376335B1 (de) | Digitales Übertragungssystem | |
| US4928289A (en) | Apparatus and method for binary data transmission | |
| US5349585A (en) | Method for transmitting two digital signals which are independent of one another | |
| US5265105A (en) | Decoding circuit for inhibiting error propagation | |
| US4788605A (en) | Receive Manchester clock circuit | |
| JPH03270526A (ja) | 差動符号化における誤り波及抑圧方式 | |
| JP2710525B2 (ja) | ジッタ抑制回路 | |
| RU2214061C2 (ru) | Устройство для передачи данных | |
| JPH0123016B2 (de) | ||
| JPS61141233A (ja) | 位相補正回路 | |
| AU539338B2 (en) | A method and apparatus for synchronizing a binary data signal | |
| JPS6362142B2 (de) | ||
| FI111577B (fi) | Menetelmä ja järjestely digitaalisen tiedon siirtämiseksi | |
| JPS6254257B2 (de) | ||
| JPS6240834A (ja) | 符号伝送方式 | |
| JPS5819055A (ja) | クロツク再生回路 | |
| JPS63263864A (ja) | 非等時性信号の符号化回路 |