JPS6290060A - 信号受信回路 - Google Patents

信号受信回路

Info

Publication number: JPS6290060A
Authority: JP; Japan
Prior art keywords: signal; multiplier; multipliers; circuit; result
Prior art date: 1985-10-15
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

JP23026185A

Other languages

English (en)

Japanese (ja)

Other versions

JPH0531979B2 (fr

Inventor

Toru Koyama

徹小山

Noboru Hanajima

花島　登

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

NEC Corp

Original Assignee

NEC Corp

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1985-10-15

Filing date

1985-10-15

Publication date

1987-04-24

1985-10-15 Application filed by NEC Corp filed Critical NEC Corp

1985-10-15 Priority to JP23026185A priority Critical patent/JPS6290060A/ja

1987-04-24 Publication of JPS6290060A publication Critical patent/JPS6290060A/ja

1993-05-13 Publication of JPH0531979B2 publication Critical patent/JPH0531979B2/ja

Status Granted legal-status Critical Current

Links

238000005070 sampling Methods 0.000 claims abstract description 12
238000009825 accumulation Methods 0.000 claims abstract 2
230000005540 biological transmission Effects 0.000 claims description 11
238000007476 Maximum Likelihood Methods 0.000 claims description 9
238000004364 calculation method Methods 0.000 claims description 7
230000000694 effects Effects 0.000 description 4
238000005516 engineering process Methods 0.000 description 3
238000000034 method Methods 0.000 description 3
238000001514 detection method Methods 0.000 description 2
238000010586 diagram Methods 0.000 description 2
230000010354 integration Effects 0.000 description 2
238000010276 construction Methods 0.000 description 1
238000007796 conventional method Methods 0.000 description 1
238000012937 correction Methods 0.000 description 1
230000001186 cumulative effect Effects 0.000 description 1
239000011521 glass Substances 0.000 description 1
238000007493 shaping process Methods 0.000 description 1

Landscapes

Dc Digital Transmission (AREA)

JP23026185A 1985-10-15 1985-10-15 信号受信回路 Granted JPS6290060A (ja)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP23026185A JPS6290060A (ja)	1985-10-15	1985-10-15	信号受信回路

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP23026185A JPS6290060A (ja)	1985-10-15	1985-10-15	信号受信回路

Publications (2)

Publication Number	Publication Date
JPS6290060A true JPS6290060A (ja)	1987-04-24
JPH0531979B2 JPH0531979B2 (fr)	1993-05-13

Family

ID=16905027

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP23026185A Granted JPS6290060A (ja)	1985-10-15	1985-10-15	信号受信回路

Country Status (1)

Country	Link
JP (1)	JPS6290060A (fr)

1985
- 1985-10-15 JP JP23026185A patent/JPS6290060A/ja active Granted

Also Published As

Publication number	Publication date
JPH0531979B2 (fr)	1993-05-13

Similar Documents

Publication	Publication Date	Title
US3749895A (en)	1973-07-31	Apparatus for suppressing limit cycles due to quantization in digital filters
GB1105583A (en)	1968-03-06	Error detection and/or correction of digital information
Even	1990	Systolic modular multiplication
KR900008410B1 (ko)	1990-11-20	샘플 신호의 절단오차의 보상방법 및 장치
JPS6290060A (ja)	1987-04-24	信号受信回路
EP0443753A1 (fr)	1991-08-28	Procédé et dispositif de production des signatures indépendantes de l'ordre pour la détection d'erreur
US3237160A (en)	1966-02-22	Semiconductor multiple-word correlator
US3794974A (en)	1974-02-26	Digital flow processor
CN116488613B (zh)	2024-05-28	一种滤波方法、装置、终端设备及可读存储介质
JPH09128213A (ja)	1997-05-16	ブロックフローティング処理システムおよび方法
US5903483A (en)	1999-05-11	Frequency domain kernel processor
US4441194A (en)	1984-04-03	Triple bit non-coherent matched filter receiving system
JPS61232725A (ja)	1986-10-17	データ圧縮回路
US4748503A (en)	1988-05-31	Data reduction circuit with a differential pulse code modulator for video signals
SU1049919A1 (ru)	1983-10-23	Анализатор спектра по функци м Уолша
US3866170A (en)	1975-02-11	Binary transmission system using error-correcting code
JP2550597B2 (ja)	1996-11-06	２乗器
JPH0378337A (ja)	1991-04-03	符号誤り計数回路
SU1179413A1 (ru)	1985-09-15	Устройство дл адаптивного сжати информации
SU748485A1 (ru)	1980-07-15	Устройство дл передачи сообщений со сжатием данных
JP2766069B2 (ja)	1998-06-18	障害の判定方式
JPH0650879B2 (ja)	1994-06-29	信号受信回路
SU1564647A1 (ru)	1990-05-15	Устройство дл адаптивной обработки информации
US5212696A (en)	1993-05-18	Method and apparatus for producing order independent signatures for error detection
SU1462354A1 (ru)	1989-02-28	Устройство дл быстрого действительного преобразовани Фурье