JPS6314434B2 - - Google Patents

Info

Publication number
JPS6314434B2
JPS6314434B2 JP17022882A JP17022882A JPS6314434B2 JP S6314434 B2 JPS6314434 B2 JP S6314434B2 JP 17022882 A JP17022882 A JP 17022882A JP 17022882 A JP17022882 A JP 17022882A JP S6314434 B2 JPS6314434 B2 JP S6314434B2
Authority
JP
Japan
Prior art keywords
memory
signal
bkr
banks
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP17022882A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5960787A (ja
Inventor
Toshihiro Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17022882A priority Critical patent/JPS5960787A/ja
Publication of JPS5960787A publication Critical patent/JPS5960787A/ja
Publication of JPS6314434B2 publication Critical patent/JPS6314434B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
JP17022882A 1982-09-29 1982-09-29 メモリアクセス方式 Granted JPS5960787A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17022882A JPS5960787A (ja) 1982-09-29 1982-09-29 メモリアクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17022882A JPS5960787A (ja) 1982-09-29 1982-09-29 メモリアクセス方式

Publications (2)

Publication Number Publication Date
JPS5960787A JPS5960787A (ja) 1984-04-06
JPS6314434B2 true JPS6314434B2 (fr) 1988-03-30

Family

ID=15901037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17022882A Granted JPS5960787A (ja) 1982-09-29 1982-09-29 メモリアクセス方式

Country Status (1)

Country Link
JP (1) JPS5960787A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02141336A (ja) * 1988-11-22 1990-05-30 Nissan Motor Co Ltd エンジン出力と定速走行の総合制御装置

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62256142A (ja) * 1986-04-30 1987-11-07 Nec Corp メモリ拡張方式
JPS63141149A (ja) * 1986-12-03 1988-06-13 Fujitsu Ltd 記憶装置制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02141336A (ja) * 1988-11-22 1990-05-30 Nissan Motor Co Ltd エンジン出力と定速走行の総合制御装置

Also Published As

Publication number Publication date
JPS5960787A (ja) 1984-04-06

Similar Documents

Publication Publication Date Title
US5555528A (en) Dynamic random access memory persistent page implemented as processor register sets
KR100627986B1 (ko) 동기식 파이프라인 버스트 메모리 및 그 동작 방법
JP3176228B2 (ja) 半導体記憶装置
US6381190B1 (en) Semiconductor memory device in which use of cache can be selected
US7283418B2 (en) Memory device and method having multiple address, data and command buses
JP3271591B2 (ja) 半導体記憶装置
KR920008598A (ko) 직접 또는 인터리브모드로 메모리를 액세스하는 메모리 컨트롤러 및 이를 구비한 데이타 처리시스템
JPH07141870A (ja) 半導体記憶装置
JPH07312085A (ja) メモリ装置
JP2002157900A (ja) 半導体集積回路装置
US6925028B2 (en) DRAM with multiple virtual bank architecture for random row access
US5835970A (en) Burst address generator having two modes of operation employing a linear/nonlinear counter using decoded addresses
US5301292A (en) Page mode comparator decode logic for variable size DRAM types and different interleave options
US6128704A (en) Cache DataRam of one port ram cell structure
US6115314A (en) Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device
US6532180B2 (en) Write data masking for higher speed DRAMs
US6166970A (en) Priority determining apparatus using the least significant bit and CAS latency signal in DDR SDRAM device
JP2982618B2 (ja) メモリ選択回路
KR100225189B1 (ko) 반도체 메모리
US6707752B2 (en) Tag design for cache access with redundant-form address
JPS6314434B2 (fr)
JPH11250660A (ja) メモリデバイスおよび該メモリデバイスのアドレッシング方法
US5841727A (en) Semiconductor memory device
KR100417548B1 (ko) 집적된캐쉬메모리와,디지탈메모리에서메모리소자에데이타를제공하는방법
US5233699A (en) Expanded cache memory system