JPS5960787A - メモリアクセス方式 - Google Patents
メモリアクセス方式Info
- Publication number
- JPS5960787A JPS5960787A JP17022882A JP17022882A JPS5960787A JP S5960787 A JPS5960787 A JP S5960787A JP 17022882 A JP17022882 A JP 17022882A JP 17022882 A JP17022882 A JP 17022882A JP S5960787 A JPS5960787 A JP S5960787A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- address
- decoder
- address signal
- bank
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17022882A JPS5960787A (ja) | 1982-09-29 | 1982-09-29 | メモリアクセス方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17022882A JPS5960787A (ja) | 1982-09-29 | 1982-09-29 | メモリアクセス方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5960787A true JPS5960787A (ja) | 1984-04-06 |
| JPS6314434B2 JPS6314434B2 (fr) | 1988-03-30 |
Family
ID=15901037
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17022882A Granted JPS5960787A (ja) | 1982-09-29 | 1982-09-29 | メモリアクセス方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5960787A (fr) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62256142A (ja) * | 1986-04-30 | 1987-11-07 | Nec Corp | メモリ拡張方式 |
| JPS63141149A (ja) * | 1986-12-03 | 1988-06-13 | Fujitsu Ltd | 記憶装置制御方式 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02141336A (ja) * | 1988-11-22 | 1990-05-30 | Nissan Motor Co Ltd | エンジン出力と定速走行の総合制御装置 |
-
1982
- 1982-09-29 JP JP17022882A patent/JPS5960787A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62256142A (ja) * | 1986-04-30 | 1987-11-07 | Nec Corp | メモリ拡張方式 |
| JPS63141149A (ja) * | 1986-12-03 | 1988-06-13 | Fujitsu Ltd | 記憶装置制御方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6314434B2 (fr) | 1988-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3841442B2 (ja) | 複数のメモリアドレスを格納および処理するための方法およびシステム | |
| US5226134A (en) | Data processing system including a memory controller for direct or interleave memory accessing | |
| US5508968A (en) | Dynamic random access memory persistent page implemented as processor register sets | |
| US7302545B2 (en) | Method and system for fast data access using a memory array | |
| KR100973629B1 (ko) | 복수의 어드레스, 데이터 및 명령 버스를 갖는 메모리 장치, 방법 및 시스템 | |
| JPH04230544A (ja) | ダイナミックメモリシステムのタイミングを動的に設定するデータ処理装置 | |
| JPH05205477A (ja) | 時間重複メモリ・アクセスを有するランダムにアクセス可能なメモリ | |
| KR19990083241A (ko) | 동기식 파이프라인 버스트 메모리 및 그 동작 방법 | |
| JPH10506495A (ja) | メモリ拡張ロジックを有する同期sram | |
| US6532180B2 (en) | Write data masking for higher speed DRAMs | |
| JPH07248963A (ja) | Dram制御装置 | |
| JPS5960787A (ja) | メモリアクセス方式 | |
| US5233699A (en) | Expanded cache memory system | |
| JP3343556B2 (ja) | 記憶システム | |
| JP2692180B2 (ja) | マイクロコンピュータ | |
| KR900002496Y1 (ko) | 메모리 영역 확장 회로 | |
| JPH0330183A (ja) | メモリ制御方式 | |
| JP2822913B2 (ja) | 半導体記憶装置 | |
| JPH08101792A (ja) | コンピュータシステム | |
| JPH0561769A (ja) | メモリ・アクセス方法 | |
| JP2684752B2 (ja) | 拡張記憶制御方式 | |
| JPH07105082A (ja) | 高速メモリシステム | |
| JPH0528751A (ja) | 半導体記憶装置 | |
| JPH0784866A (ja) | メモリ制御回路 | |
| JPH0728696A (ja) | メモリ装置 |