JPS6331140B2 - - Google Patents
Info
- Publication number
- JPS6331140B2 JPS6331140B2 JP56010337A JP1033781A JPS6331140B2 JP S6331140 B2 JPS6331140 B2 JP S6331140B2 JP 56010337 A JP56010337 A JP 56010337A JP 1033781 A JP1033781 A JP 1033781A JP S6331140 B2 JPS6331140 B2 JP S6331140B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- circuit
- exclusive
- output
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
- H04L27/2271—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
- H04L27/2273—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals associated with quadrature demodulation, e.g. Costas loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56010337A JPS57124955A (en) | 1981-01-27 | 1981-01-27 | Phase locked loop circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56010337A JPS57124955A (en) | 1981-01-27 | 1981-01-27 | Phase locked loop circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57124955A JPS57124955A (en) | 1982-08-04 |
| JPS6331140B2 true JPS6331140B2 (mo) | 1988-06-22 |
Family
ID=11747374
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56010337A Granted JPS57124955A (en) | 1981-01-27 | 1981-01-27 | Phase locked loop circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57124955A (mo) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4649490B2 (ja) * | 2008-03-28 | 2011-03-09 | 技嘉科技股▲ふん▼有限公司 | メインボード用電力管理方法及びシステム |
-
1981
- 1981-01-27 JP JP56010337A patent/JPS57124955A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57124955A (en) | 1982-08-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5237287A (en) | Demodulating method and apparatus particularly for demodulating a differential phase-shift keying signal | |
| US3983499A (en) | Multi-phase PSK demodulator | |
| JPS5925500B2 (ja) | 搬送波再生回路 | |
| JPS5835428B2 (ja) | 搬送波再生回路 | |
| JPS644707B2 (mo) | ||
| JPS6347182B2 (mo) | ||
| US4339725A (en) | Synchronous demodulator for multi-phase PSK signal | |
| US3984777A (en) | Carrier wave reproducer device for use in the reception of a multi-phase phase-modulated wave | |
| US4110706A (en) | Phase synchronizing circuit | |
| US4109102A (en) | Phase synchronizing circuit | |
| JPS6331140B2 (mo) | ||
| JP2931454B2 (ja) | ディジタル位相変調信号復調回路 | |
| US5063577A (en) | High-speed bit synchronizer | |
| CA2056021C (en) | Digital quadrature phase detection circuit | |
| JPH0129341B2 (mo) | ||
| JP2553643B2 (ja) | キャリア同期装置 | |
| JPH0583314A (ja) | 復調回路 | |
| JP2600991B2 (ja) | 復調方式 | |
| KR950003527B1 (ko) | I상과 q상간의 지연을 제거하는 cpsk 변조기 | |
| JPS5935221B2 (ja) | ダイバ−シテイ受信方式 | |
| JPS6028457B2 (ja) | クロツク再生回路 | |
| JPH0479183B2 (mo) | ||
| JPS61142842A (ja) | 搬送波引込み補助方式 | |
| JPS58130656A (ja) | タイミング位相制御装置 | |
| JPS61257021A (ja) | 位相同期回路 |