JPS63311467A - マルチプロセッサシステムにおける仮想記憶管理方法 - Google Patents

マルチプロセッサシステムにおける仮想記憶管理方法

Info

Publication number: JPS63311467A
Authority: JP; Japan
Prior art keywords: processor; main; additional; virtual; control program
Prior art date: 1987-06-12
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

JP62147667A

Other languages

English (en)

Japanese (ja)

Other versions

JPH0534705B2 (2

Inventor

Hitoshi Takagi

均高木

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

NEC Corp

Original Assignee

NEC Corp

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1987-06-12

Filing date

1987-06-12

Publication date

1988-12-20

1987-06-12 Application filed by NEC Corp filed Critical NEC Corp

1987-06-12 Priority to JP62147667A priority Critical patent/JPS63311467A/ja

1988-12-20 Publication of JPS63311467A publication Critical patent/JPS63311467A/ja

1993-05-24 Publication of JPH0534705B2 publication Critical patent/JPH0534705B2/ja

Status Granted legal-status Critical Current

Links

238000000034 method Methods 0.000 claims abstract description 32
238000004891 communication Methods 0.000 abstract description 4
238000007726 management method Methods 0.000 description 10
238000010586 diagram Methods 0.000 description 2
238000005516 engineering process Methods 0.000 description 1
230000006870 function Effects 0.000 description 1
238000011084 recovery Methods 0.000 description 1

Landscapes

Multi Processors (AREA)
Memory System Of A Hierarchy Structure (AREA)

JP62147667A 1987-06-12 1987-06-12 マルチプロセッサシステムにおける仮想記憶管理方法 Granted JPS63311467A (ja)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP62147667A JPS63311467A (ja)	1987-06-12	1987-06-12	マルチプロセッサシステムにおける仮想記憶管理方法

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP62147667A JPS63311467A (ja)	1987-06-12	1987-06-12	マルチプロセッサシステムにおける仮想記憶管理方法

Publications (2)

Publication Number	Publication Date
JPS63311467A true JPS63311467A (ja)	1988-12-20
JPH0534705B2 JPH0534705B2 (2)	1993-05-24

Family

ID=15435548

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP62147667A Granted JPS63311467A (ja)	1987-06-12	1987-06-12	マルチプロセッサシステムにおける仮想記憶管理方法

Country Status (1)

Country	Link
JP (1)	JPS63311467A (2)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS57162164A (en) *	1981-03-30	1982-10-05	Nec Corp	Data transfer device

1987
- 1987-06-12 JP JP62147667A patent/JPS63311467A/ja active Granted

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS57162164A (en) *	1981-03-30	1982-10-05	Nec Corp	Data transfer device

Also Published As

Publication number	Publication date
JPH0534705B2 (2)	1993-05-24

Similar Documents

Publication	Publication Date	Title
EP0709779B1 (en)	2001-05-30	Virtual shared disks with application-transparent recovery
KR100457146B1 (ko)	2004-11-16	비정형 메모리 액세스 데이터 프로세싱 시스템을 위한 인터럽트 아키텍쳐
US5784617A (en)	1998-07-21	Resource-capability-based method and system for handling service processor requests
CN115203142B (zh)	2026-01-02	一种多核核间实时通信系统及方法
US7028218B2 (en)	2006-04-11	Redundant multi-processor and logical processor configuration for a file server
US5423044A (en)	1995-06-06	Shared, distributed lock manager for loosely coupled processing systems
JP6328134B2 (ja)	2018-05-23	クラスタ化されたコンピュータ・システムで通信チャネルのフェイルオーバを実行する方法、装置、およびプログラム
JP2757961B2 (ja)	1998-05-25	複数の中央処理装置間が対等の関係を有するデータ処理システム用の装置および方法
JP3195489B2 (ja)	2001-08-06	外部記憶制御装置およびバス切り替え制御方法
US20050081092A1 (en)	2005-04-14	Logical partitioning in redundant systems
JPH1063525A (ja)	1998-03-06	情報処理装置、情報処理システム及びその制御方法
US6763441B2 (en)	2004-07-13	System and method for using ancillary processors and storage to speed time critical data capture
JPH10187616A (ja)	1998-07-21	状態記録再現方法、ならびに同方法を実現する計算機システム、及び同方法がプログラムされ記憶されるメモリ装置
JPS63311468A (ja)	1988-12-20	マルチプロセッサシステムにおける仮想記憶管理方法
JPH0310343A (ja)	1991-01-17	ホットスポットデータ管理処理方式
JPH0534705B2 (2)	1993-05-24
JP3312652B2 (ja)	2002-08-12	マルチプロセッサアーキテクチャでのデータベース管理方式
JP3112280B2 (ja)	2000-11-27	計算機システム
JP2824110B2 (ja)	1998-11-11	情報システムのバス通信制御方式
JP3246736B2 (ja)	2002-01-15	計算機システム
Murphy et al.	1989	A virtual memory distributed file system
JPH09282291A (ja)	1997-10-31	共通記憶装置のロックフラグ解除方式および方法
JP2837522B2 (ja)	1998-12-16	入出力命令制御方式
Ghosh et al.	1998	Communication across fault-containment firewalls on the SGI Origin
JPH02247748A (ja)	1990-10-03	マルチプロセッサによるデータベース処理方式