JPS633458A - Same size optical sensor - Google Patents

Same size optical sensor

Info

Publication number
JPS633458A
JPS633458A JP61146179A JP14617986A JPS633458A JP S633458 A JPS633458 A JP S633458A JP 61146179 A JP61146179 A JP 61146179A JP 14617986 A JP14617986 A JP 14617986A JP S633458 A JPS633458 A JP S633458A
Authority
JP
Japan
Prior art keywords
substrate
wiring
optical sensor
insulating layer
substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61146179A
Other languages
Japanese (ja)
Inventor
Shuichi Tsushima
対馬 修一
Masakuni Itagaki
板垣 雅訓
Hirobumi Watanabe
博文 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP61146179A priority Critical patent/JPS633458A/en
Publication of JPS633458A publication Critical patent/JPS633458A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/10Integrated devices
    • H10F39/12Image sensors
    • H10F39/191Photoconductor image sensors

Landscapes

  • Photometry And Measurement Of Optical Pulse Characteristics (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Image Input (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 (技術分野) 本発明は、画像読取装置等における等倍光センサに関す
るものである。
DETAILED DESCRIPTION OF THE INVENTION (Technical Field) The present invention relates to a same-magnification optical sensor in an image reading device or the like.

(従来技術) アモルファスシリコン(以下a−3iと略記する)、C
dS等の半導体薄膜を用いて光センサを構成し、画像面
に略密着して読取を行なう等倍光センサでは、引出電極
数を減らすために多層配線を用いることが提案されてい
る。この多層配線を用いるものは、受光部と多層配線部
とを同一基板上に形成した場合、基板の大きさは、通常
、長辺方向の長さが読取幅以上(例えばA4サイズ用で
210 nu以上)、短辺方向で15〜30m程度であ
る。しかしこのうち受光部が占める部分は短辺方向で、
わずか50〜500μm程度である。
(Prior art) Amorphous silicon (hereinafter abbreviated as a-3i), C
In a life-size optical sensor that uses a semiconductor thin film such as dS and performs reading in close contact with an image plane, it has been proposed to use multilayer wiring in order to reduce the number of extraction electrodes. In devices using this multilayer wiring, when the light receiving part and the multilayer wiring part are formed on the same substrate, the size of the board is usually such that the length in the long side direction is equal to or larger than the reading width (for example, 210 nu for A4 size). (above), approximately 15 to 30 m in the short side direction. However, the part occupied by the light receiving part is in the short side direction,
It is only about 50 to 500 μm.

一方、受光部を構成する半導体膜の成膜には、CVD、
PVD等の真空成膜装置が使用される。
On the other hand, CVD,
A vacuum film forming apparatus such as PVD is used.

従って、等倍光センサの製造において、この半導体成膜
工程が最も時間がかかり、これによって全体の生産性が
制限されることになる。この欠点を解消するには、−回
の製造工程で同時に、多数の受光部を形成するようにす
ればよいが、前記のように、大部分の面積を多層配線部
で占める基板を真空装置内にセットすることから生産性
が上がらない。そこで、受光部と配線部の基板を分離し
、受光部のみを多数同時生産することが提案されている
Therefore, in the production of a 1x optical sensor, this semiconductor film forming process takes the most time, which limits the overall productivity. In order to overcome this drawback, it is possible to form a large number of light-receiving parts at the same time in the second manufacturing process, but as mentioned above, the board, which occupies most of the area with the multilayer wiring part, can be placed in a vacuum apparatus. Productivity does not increase because it is set to . Therefore, it has been proposed to separate the substrates for the light receiving section and the wiring section and simultaneously producing a large number of only the light receiving sections.

しかしながら、このように受光部と配線部を別々に製造
することになれば、後でそれらを電気的に接続する必要
がでてくる。センサ素子は、通常11IIm当り4〜1
6ドツトの密度で配置されるから、例えばA4サイズ(
210mm )のもので、840〜3360箇所の接続
が必要となる。その場合、受光部の基板と配線部の基板
との突合せ部で段差や隙間等が生じ、それが配線切れの
大きな原因となる。
However, if the light receiving section and the wiring section are manufactured separately in this way, it becomes necessary to electrically connect them later. The sensor element is usually 4 to 1 per 11 IIm.
Because they are arranged at a density of 6 dots, for example, A4 size (
210mm), requiring 840 to 3360 connections. In that case, a step, a gap, or the like occurs at the abutting portion between the substrate of the light receiving section and the substrate of the wiring section, which becomes a major cause of wire breakage.

第3図は、受光部の基板と配線部の基板との接合部を模
式的に示した図であり、1は受光部を形成した基板で、
多数のセンサ素子2を一列に配設し、その各−端から個
別電極3がそれぞれ引き出されている。4は多層配線部
を形成した基板で、個別電極3にそれぞれ対応して接続
すべき配線端5が延びている。そこで、それら個別電極
3と配線端5の接続部が問題となる。
FIG. 3 is a diagram schematically showing the joint between the substrate of the light receiving section and the substrate of the wiring section, and 1 is the substrate on which the light receiving section is formed;
A large number of sensor elements 2 are arranged in a line, and individual electrodes 3 are drawn out from each end. Reference numeral 4 denotes a substrate on which a multilayer wiring portion is formed, and wiring ends 5 to be connected to each individual electrode 3 extend therethrough. Therefore, the connection between these individual electrodes 3 and the wiring ends 5 becomes a problem.

(1)左右のずれ: 例えば配線端の線幅をa、線間隔をbとすると、開基板
間の左右のずれがb以上になると、隣接の個別電極に接
触することになる。
(1) Lateral deviation: For example, if the line width at the end of the wiring is a and the line spacing is b, if the lateral deviation between the open substrates becomes b or more, it will come into contact with the adjacent individual electrode.

(2)接合面での段差: 第3図(b)のように、開基板間で配線端の膜厚以上の
大きな段差があると、電気的に接続されない状態が発生
する。
(2) Step difference at bonding surface: As shown in FIG. 3(b), if there is a large step difference greater than the film thickness at the end of the wiring between the open substrates, a state in which electrical connection is not achieved will occur.

このような配線切れに対する有効な手段は、これまで何
ら提案されていない。
No effective means for dealing with such wire breaks has been proposed so far.

(発明の目的) 本発明は、上記問題点を解決するもので、受光部と配線
部の接続を確実に達成するようにした等倍光センサを提
供するものである。
(Objective of the Invention) The present invention solves the above-mentioned problems, and provides a same-magnification optical sensor that reliably connects the light receiving section and the wiring section.

(発明の構成) 多数の半導体受光素子が形成された第1の基板と、受光
素子の配線部が形成された第2の基板とを、素子形成面
と配線部形成面とが略同一面になるように互いに突き合
わせて固定し、これら両基板にまたがって層間絶縁層を
形成し、その層間絶縁層上を通って受光素子と配線部と
を接続する配線部を設けたものである。
(Structure of the Invention) A first substrate on which a large number of semiconductor light-receiving elements are formed and a second substrate on which wiring parts of the light-receiving elements are formed are arranged such that the element forming surface and the wiring part forming surface are substantially on the same plane. An interlayer insulating layer is formed across both substrates, and a wiring section is provided to connect the light-receiving element and the wiring section by passing over the interlayer insulating layer.

以下、図面を参照して実施例を詳細に説明する。Hereinafter, embodiments will be described in detail with reference to the drawings.

(実施例) 第1図は、本発明の一実施例を示したもので、基本的な
製造プロセスに従って説明すると、まず、第1図(a)
に示したように、基板ll上にセンサ素子を構成する半
導休店12を形成し、これをパターン化する。(なおパ
ターン化の必要のない場合もある。)この基板11は、
センサ素子群が形成されるに必要最小限の面積まで小形
化することができる。−方、多層配線部を構成する基板
13上には下部配線14が形成される。
(Example) FIG. 1 shows an example of the present invention. To explain it according to the basic manufacturing process, first, FIG. 1(a)
As shown in FIG. 1, a semiconductor hole 12 constituting a sensor element is formed on a substrate 11, and this is patterned. (In some cases, patterning is not necessary.) This substrate 11 is
The size can be reduced to the minimum area required to form the sensor element group. - On the other hand, a lower wiring 14 is formed on the substrate 13 constituting the multilayer wiring section.

次に、第1図(b)に示したように、両基板11および
13を、素子形成面と配線形成面とが略同一面になるよ
うに互いに突き合わせ、保持基板15上に接着、固定す
る。(なおこの工程は必ずしも必要ではない。)その後
、層間絶縁層16を形成する。
Next, as shown in FIG. 1(b), both substrates 11 and 13 are butted against each other so that the element forming surface and the wiring forming surface are substantially on the same plane, and are bonded and fixed onto the holding substrate 15. . (Note that this step is not necessarily necessary.) After that, an interlayer insulating layer 16 is formed.

眉間絶縁層16としては、5in2.Si3N4等に代
表される無機絶縁膜、ポリイミド樹脂に代表される有機
絶縁膜がある。このうち5i02.Si、N4は、プラ
ズマCVD、熱分解CVD等の真空成膜装置で形成され
るため、本発明の目的の一つである、基板サイズを小さ
くし、生産性の向上を図ることに反するので、本発明の
効果を一層高めるためには、ポリイミド等の有機絶縁膜
を用いることが好ましい。以下、ポリイミド樹脂を例に
とって説明する。
The glabella insulating layer 16 is 5in2. There are inorganic insulating films typified by Si3N4 and organic insulating films typified by polyimide resin. Of these, 5i02. Since Si and N4 are formed using a vacuum film forming apparatus such as plasma CVD or pyrolysis CVD, this goes against one of the objectives of the present invention, which is to reduce the substrate size and improve productivity. In order to further enhance the effects of the present invention, it is preferable to use an organic insulating film such as polyimide. Hereinafter, explanation will be given taking polyimide resin as an example.

ポリイミド樹脂は、スピンナー、ロールコータ等を用い
て塗布、成膜することができる。また、この材料の特徴
は、前述の無機絶縁膜に比へて基板の凹凸を平坦化する
ことができ、さらに膜厚を厚くすることが容易である。
Polyimide resin can be applied and formed into a film using a spinner, a roll coater, or the like. Further, this material is characterized by being able to flatten the unevenness of the substrate compared to the above-mentioned inorganic insulating film, and furthermore, it is easy to increase the film thickness.

これは本発明にとって極めて重要な事項である。これを
第2図で説明する。
This is an extremely important matter for the present invention. This will be explained with reference to FIG.

第2図は、側基板の接合部を拡大して示したもので、通
常基板がガラスである場合、加工精度から、例えば板厚
1mのもので1〜50μmの公差を含む。従って接合部
では必ずこの段差を生ずることになる。また、−枚の基
板を切断し、−方に受光部、他方に配線部をそれぞれ形
成した後、切断面を突き合わせた場合は、前述の段差は
生じなくても、切断時に必ず端部の欠は等が生じ、やは
り接合面に不連続が生ずることになる。第2図は、接合
面での段差を示したものであるが、本発明では、この段
差を層間絶縁層16で埋め、さらにその表面を滑らかな
面にすることができる。
FIG. 2 shows an enlarged view of the joining portion of the side substrates, and when the substrate is normally made of glass, due to processing accuracy, for example, a plate having a thickness of 1 m includes a tolerance of 1 to 50 μm. Therefore, this level difference will always occur at the joint. In addition, if you cut two boards, form a light-receiving section on one side and a wiring section on the other, and then butt the cut surfaces together, even if the above-mentioned step does not occur, there will always be a chip at the end when cutting. etc., resulting in discontinuity at the joint surface. Although FIG. 2 shows a step at the bonding surface, in the present invention, this step can be filled with the interlayer insulating layer 16 and the surface can be made smooth.

ポリイミド樹脂は、そのワニスの粘度を調節することに
より、100μm程度までは十分に膜厚を厚くすること
ができる。また、感光性を付与することも公知であり、
塗布、前乾燥を行なった後、所望の形状に露光し、不必
要な部分を除去することができる。さらに接着剤として
の機能も有するため、側基板の隙間に入り込んで両者を
接着することができる。
By adjusting the viscosity of the varnish, the polyimide resin can be sufficiently thickened to about 100 μm. It is also known to impart photosensitivity,
After coating and pre-drying, it can be exposed to light in a desired shape and unnecessary parts can be removed. Furthermore, since it also functions as an adhesive, it can enter the gap between the side substrates and bond them together.

最後に、第1図(c)に示したように、表面の滑らかな
層間絶縁層16上に、−端がセンサ素子の個別電極とな
り、他方でスルホールを介して下部配線14と接続され
る上部配線17と、センサ素子の共通電極18とを形成
し、周基板間が確実に電気的に接続された等倍センサが
完成する。
Finally, as shown in FIG. 1(c), on the interlayer insulating layer 16 with a smooth surface, the negative end becomes the individual electrode of the sensor element, and the other end is connected to the lower wiring 14 through the through hole. The wiring 17 and the common electrode 18 of the sensor element are formed, and a same-size sensor in which the peripheral substrates are reliably electrically connected is completed.

次に、上記実施例の具体例を説明する。Next, a specific example of the above embodiment will be explained.

厚さ1 、 Onm (公差25.um)、長さ240
I、幅7nnのガラスの基板11上にプラズマCVD法
によりa−3iからなる半導体層12を厚さ1μmに形
成した後、この半導体層12を、一つが100μm角に
なるようにパターニングした。−方、同一仕様で、幅の
みが20mと異なるガラスの基板13上に、下部配線1
4をAQで厚さ1μmに形成した。その後、保持基板1
5上に前記の基板11および13を互いに突き合わせて
接着、固定し、側基板11.13間の段差を測定したと
ころ、最大40μmであった。
Thickness 1, Onm (tolerance 25.um), length 240
A semiconductor layer 12 made of a-3i was formed to a thickness of 1 μm by plasma CVD on a glass substrate 11 with a width of 7 nn, and then this semiconductor layer 12 was patterned so that each layer was 100 μm square. - On the other hand, the lower wiring 1 is placed on a glass substrate 13 with the same specifications but different only in width of 20 m.
4 was formed with AQ to a thickness of 1 μm. After that, holding board 1
When the substrates 11 and 13 were bonded and fixed to each other on the substrate 5, and the height difference between the side substrates 11 and 13 was measured, it was found to be 40 μm at the maximum.

この側基板11.13の表面に感光性ポリイミド松脂を
ロールコータで塗布、乾燥し、半導体層12上部および
スルホール部のポリイミド樹脂が除去されるように露光
、現像を行ない、300℃で硬化させ、層間絶縁層16
を形成した。その膜厚を明室したところ43μmであっ
た。
Apply photosensitive polyimide pine resin to the surface of this side substrate 11.13 using a roll coater, dry it, perform exposure and development to remove the polyimide resin on the upper part of the semiconductor layer 12 and through-hole parts, and harden it at 300 ° C. Interlayer insulation layer 16
was formed. When the film thickness was examined in a bright room, it was found to be 43 μm.

次に、この上に、1.5μmの厚さでA9を全面に蒸着
した後、所要の形状にパターニングして等倍センサを炸
裂した。
Next, A9 was deposited on the entire surface to a thickness of 1.5 μm, and then patterned into a desired shape to explode a 1-size sensor.

基板11と13との接合部における1728箇所の配線
接続部での断線は全く無く、信頼性の極めて高い電気的
接続を得ることができた。
There were no disconnections at all at the 1728 wiring connections at the junction between the substrates 11 and 13, and extremely reliable electrical connections could be obtained.

(発明の効果) 以上説明したように、本発明によれば、受光部と配線部
をそれぞれ別個の基板に形成しても、周基板間の電気的
接続を確実に行なうことができ、その結果、受光部を構
成する基板を必要最小限の面積として、生産性を大幅に
向上することができる。
(Effects of the Invention) As explained above, according to the present invention, even if the light-receiving section and the wiring section are formed on separate substrates, electrical connection between the surrounding substrates can be ensured, and as a result, By reducing the area of the substrate constituting the light receiving section to the minimum necessary, productivity can be greatly improved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明の一実施例の構成を製造方法とともに
示す図、第2図は、基板接合部の拡大断面図、第3図は
、従来例の基板接合部を示す図で、第3図(b)は第3
図(a)のX−X断面図である。 11.13・・・基板、 12・・・半導体層、 14
・・・下部配線、 15・・・保持基板、 16・・層
間絶縁層、 17・・・上部配線、 18  ・・共通
電極。 特許出願人  株式会社 リ コー 第1図 第3図 (a) Xプ (b)
FIG. 1 is a diagram showing the configuration of an embodiment of the present invention together with a manufacturing method, FIG. 2 is an enlarged cross-sectional view of a board joint part, and FIG. 3 is a diagram showing a conventional board joint part. Figure 3 (b) is the third
It is a XX sectional view of figure (a). 11.13...Substrate, 12...Semiconductor layer, 14
... lower wiring, 15 ... holding substrate, 16 ... interlayer insulating layer, 17 ... upper wiring, 18 ... common electrode. Patent applicant: Ricoh Co., Ltd. Figure 1 Figure 3 (a) XP (b)

Claims (4)

【特許請求の範囲】[Claims] (1)多数の半導体受光素子が形成された第1の基板と
、前記受光素子の配線部が形成され、その配線部形成面
が前記第1の基板の素子形成面と略同一面になるように
前記第1の基板に結合された第2の基板と、前記第1及
び第2の基板にまたがって形成された層間絶縁層と、そ
の層間絶縁層上を通って前記受光素子と配線部とを接続
する配線部とからなることを特徴とする等倍光センサ。
(1) A first substrate on which a large number of semiconductor light-receiving elements are formed, and wiring portions of the light-receiving elements are formed so that the wiring portion forming surface is substantially the same as the element forming surface of the first substrate. a second substrate coupled to the first substrate, an interlayer insulating layer formed across the first and second substrates, and the light receiving element and the wiring section passing over the interlayer insulating layer. 1. A life-sized optical sensor comprising: a wiring section for connecting the .
(2)前記第1及び第2の基板にまたがって形成された
層間絶縁層は、前記第1及び第2の基板の接合部におけ
る接着剤も兼ねていることを特徴とする特許請求の範囲
第(1)項記載の等倍光センサ。
(2) The interlayer insulating layer formed across the first and second substrates also serves as an adhesive at the joint between the first and second substrates. The same-magnification optical sensor described in (1).
(3)前記層間絶縁層は、ポリイミド又はポリアミド樹
脂からなることを特徴とする特許請求の範囲第(1)項
記載の等倍光センサ。
(3) The same-magnification optical sensor according to claim (1), wherein the interlayer insulating layer is made of polyimide or polyamide resin.
(4)前記層間絶縁層は、その膜厚が1μm以上である
ことを特徴とする特許請求の範囲第(1)項記載の等倍
光センサ。
(4) The same-magnification optical sensor according to claim (1), wherein the interlayer insulating layer has a thickness of 1 μm or more.
JP61146179A 1986-06-24 1986-06-24 Same size optical sensor Pending JPS633458A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61146179A JPS633458A (en) 1986-06-24 1986-06-24 Same size optical sensor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61146179A JPS633458A (en) 1986-06-24 1986-06-24 Same size optical sensor

Publications (1)

Publication Number Publication Date
JPS633458A true JPS633458A (en) 1988-01-08

Family

ID=15401922

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61146179A Pending JPS633458A (en) 1986-06-24 1986-06-24 Same size optical sensor

Country Status (1)

Country Link
JP (1) JPS633458A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02103968A (en) * 1988-10-13 1990-04-17 Fuji Xerox Co Ltd Photoelectric conversion element
JPH0543565U (en) * 1991-11-13 1993-06-11 三洋電機株式会社 Multi-beam semiconductor laser device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02103968A (en) * 1988-10-13 1990-04-17 Fuji Xerox Co Ltd Photoelectric conversion element
JPH0543565U (en) * 1991-11-13 1993-06-11 三洋電機株式会社 Multi-beam semiconductor laser device

Similar Documents

Publication Publication Date Title
JPS6396934A (en) Circuit board device
JPS5896760A (en) Manufacture of semiconductor device
JP3083845B2 (en) Semiconductor device
JP3268615B2 (en) Manufacturing method of package parts
JPH04352387A (en) Multilayer circuit board and manufacture thereof
JPH01270266A (en) Image sensor
JPS59104963A (en) Preparation of thermal head
US20240276650A1 (en) Circuit board and manufacturing method thereof
JPH04215459A (en) Semiconductor device
JPS61244035A (en) Connection of bump electrodes
JP2000077823A (en) Manufacturing method of electronic components
JPS63289955A (en) Photoelectric conversion device
JPS60134463A (en) Adhesion type image sensor and manufacture thereof
JPH0751810Y2 (en) Printed wiring board for thermal head
JPS61179597A (en) Formation of multilayer interconnection
JPH08181449A (en) Connection electrode for electronic circuit board and manufacturing method thereof
WO2024169846A1 (en) Substrate pretreatment method for 3d sputtering
JPH021961A (en) Manufacture of semiconductor device
JPS62244197A (en) Manufacture of multilayer board using baked ceramic plate
JPS6086853A (en) Manufacture of semiconductor device
JPS61226983A (en) Hall element and manufacture thereof
JPS62126696A (en) Multilayer wiring board and its manufacturing method
JPS61260648A (en) Packaging method for semiconductor device
JPS63175469A (en) image sensor
JPH01303746A (en) Drive circuit board for image sensor and shaping of drive circuit board