JPS6335151U - - Google Patents
Info
- Publication number
- JPS6335151U JPS6335151U JP12687886U JP12687886U JPS6335151U JP S6335151 U JPS6335151 U JP S6335151U JP 12687886 U JP12687886 U JP 12687886U JP 12687886 U JP12687886 U JP 12687886U JP S6335151 U JPS6335151 U JP S6335151U
- Authority
- JP
- Japan
- Prior art keywords
- bus
- circuit
- pulse width
- rotated
- changing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 1
- 238000007616 round robin method Methods 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Bus Control (AREA)
Description
第１図は、本考案の一実施例である。第２図は
、本考案の一応用回路である。第３図は、従来の
一実施例である。
１ａ，１ｂ……主回路、２……アービタモジユ
ール、３ａ，３ｂ…，３ｎ……リクエスタモジユ
ル、４……データ転送バス、２０１……バス使用
許可判定回路、２０２……信号発生回路、３０１
……パルス幅判定回路、３０２……要求回路、３
０３……バス使用許可回路、３０４……伝達回路
。
FIG. 1 shows an embodiment of the present invention. FIG. 2 shows an applied circuit of the present invention. FIG. 3 shows a conventional embodiment. 1a, 1b...Main circuit, 2...Arbiter module, 3a, 3b..., 3n...Requester module, 4...Data transfer bus, 201...Bus use permission determination circuit, 202...Signal generation circuit, 301
... Pulse width determination circuit, 302 ... Request circuit, 3
03...Bus use permission circuit, 304...Transmission circuit.
Claims (1)
シヨンシステムに関し、バス使用許可信号のパル
ス幅を変えることで、各バス使用要求者の優先順
位を回転させること（ラウンドロビン方式）を特
徴とするバスアビレーシヨンシステム。 A bus arbitration system using a daisy chain method is characterized in that the priority order of each bus requester is rotated (round robin method) by changing the pulse width of a bus permission signal. system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12687886U JPS6335151U (en) | 1986-08-19 | 1986-08-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12687886U JPS6335151U (en) | 1986-08-19 | 1986-08-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6335151U true JPS6335151U (en) | 1988-03-07 |
Family
ID=31021100
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12687886U Pending JPS6335151U (en) | 1986-08-19 | 1986-08-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6335151U (en) |
-
1986
- 1986-08-19 JP JP12687886U patent/JPS6335151U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6335151U (en) | ||
| JPH1125036A5 (en) | ||
| JPH022733U (en) | ||
| JP2538680B2 (en) | CRT control circuit | |
| JPS6418354U (en) | ||
| JPS6160162A (en) | Bus arbitration system | |
| JPS63139652U (en) | ||
| JPH01127048U (en) | ||
| JPH01144947U (en) | ||
| JPS60112857U (en) | Data transfer circuit between microprocessors | |
| JPS6392956U (en) | ||
| JPS60148650U (en) | shared memory controller | |
| JPS6368054U (en) | ||
| JPS60153353U (en) | information processing system | |
| JPH01127040U (en) | ||
| JPH0161754U (en) | ||
| JPH01178646U (en) | ||
| JPS6267653A (en) | Bus control method | |
| JPH057207A (en) | Scsi bus priority sequence evading system by polling | |
| JPH01155553U (en) | ||
| JPS6339757U (en) | ||
| JPS6082349U (en) | Shared memory access control device | |
| JPH01205365A (en) | Bus acquisition control system | |
| JPS61147449U (en) | ||
| JPH0390349U (en) |