JPS6336542B2 - - Google Patents
Info
- Publication number
- JPS6336542B2 JPS6336542B2 JP54159484A JP15948479A JPS6336542B2 JP S6336542 B2 JPS6336542 B2 JP S6336542B2 JP 54159484 A JP54159484 A JP 54159484A JP 15948479 A JP15948479 A JP 15948479A JP S6336542 B2 JPS6336542 B2 JP S6336542B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- bits
- register
- signal
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
- Bus Control (AREA)
- Microcomputers (AREA)
- Memory System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15948479A JPS5682958A (en) | 1979-12-08 | 1979-12-08 | Address conversion system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15948479A JPS5682958A (en) | 1979-12-08 | 1979-12-08 | Address conversion system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5682958A JPS5682958A (en) | 1981-07-07 |
| JPS6336542B2 true JPS6336542B2 (fr) | 1988-07-20 |
Family
ID=15694771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15948479A Granted JPS5682958A (en) | 1979-12-08 | 1979-12-08 | Address conversion system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5682958A (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5453962A (en) * | 1992-08-20 | 1995-09-26 | Mitsubishi Denki Kabushiki Kaisha | Focus error detecting device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5640435B2 (fr) * | 1973-12-20 | 1981-09-21 | ||
| US3996564A (en) * | 1974-06-26 | 1976-12-07 | International Business Machines Corporation | Input/output port control |
| JPS516625A (ja) * | 1974-07-08 | 1976-01-20 | Hitachi Ltd | Deetatensosochi |
| JPS603656B2 (ja) * | 1977-07-06 | 1985-01-30 | 株式会社日立製作所 | 計算機のメモリ拡張方式 |
-
1979
- 1979-12-08 JP JP15948479A patent/JPS5682958A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5682958A (en) | 1981-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0172493B1 (fr) | Système de traitement d'information | |
| US20250103510A1 (en) | Tracking streaming engine vector predicates to control processor execution | |
| US4403284A (en) | Microprocessor which detects leading 1 bit of instruction to obtain microcode entry point address | |
| US4450519A (en) | Psuedo-microprogramming in microprocessor in single-chip microprocessor with alternate IR loading from internal or external program memories | |
| US4463421A (en) | Serial/parallel input/output bus for microprocessor system | |
| US4402042A (en) | Microprocessor system with instruction pre-fetch | |
| US4694391A (en) | Compressed control decoder for microprocessor system | |
| US12530196B2 (en) | Inserting null vectors into a stream of vectors | |
| JP2539357B2 (ja) | デ−タ処理装置 | |
| US4434462A (en) | Off-chip access for psuedo-microprogramming in microprocessor | |
| US4402044A (en) | Microprocessor with strip layout of busses, ALU and registers | |
| JPH0210452B2 (fr) | ||
| US4616331A (en) | Information processing system consisting of an arithmetic control unit formed into a one-chip typed by application of a highly-integrated semiconductor device | |
| JPS6122331B2 (fr) | ||
| US4346437A (en) | Microcomputer using a double opcode instruction | |
| US4812971A (en) | Central processing unit for a digital computer | |
| JPH027097B2 (fr) | ||
| JPS6042966B2 (ja) | デ−タ処理システム | |
| JPS6336542B2 (fr) | ||
| JP2006313561A (ja) | データ処理装置 | |
| JP2680828B2 (ja) | ディジタル装置 | |
| JPH0542025B2 (fr) | ||
| JPS5931733B2 (ja) | 可変長さの命令を実行する中央処理装置 | |
| JPS6362778B2 (fr) | ||
| JP2636821B2 (ja) | 並列処理装置 |