JPH0542025B2 - - Google Patents

Info

Publication number
JPH0542025B2
JPH0542025B2 JP54159486A JP15948679A JPH0542025B2 JP H0542025 B2 JPH0542025 B2 JP H0542025B2 JP 54159486 A JP54159486 A JP 54159486A JP 15948679 A JP15948679 A JP 15948679A JP H0542025 B2 JPH0542025 B2 JP H0542025B2
Authority
JP
Japan
Prior art keywords
bus
arithmetic
output
control
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP54159486A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5682960A (en
Inventor
Tsuneo Kinoshita
Fumitaka Sato
Isamu Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP15948679A priority Critical patent/JPS5682960A/ja
Publication of JPS5682960A publication Critical patent/JPS5682960A/ja
Publication of JPH0542025B2 publication Critical patent/JPH0542025B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Microcomputers (AREA)
JP15948679A 1979-12-08 1979-12-08 Bus control system Granted JPS5682960A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15948679A JPS5682960A (en) 1979-12-08 1979-12-08 Bus control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15948679A JPS5682960A (en) 1979-12-08 1979-12-08 Bus control system

Publications (2)

Publication Number Publication Date
JPS5682960A JPS5682960A (en) 1981-07-07
JPH0542025B2 true JPH0542025B2 (fr) 1993-06-25

Family

ID=15694815

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15948679A Granted JPS5682960A (en) 1979-12-08 1979-12-08 Bus control system

Country Status (1)

Country Link
JP (1) JPS5682960A (fr)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3996564A (en) * 1974-06-26 1976-12-07 International Business Machines Corporation Input/output port control
JPS52102643A (en) * 1976-02-25 1977-08-29 Hitachi Ltd Data processor
JPS5393741A (en) * 1977-01-26 1978-08-17 Hokushin Electric Works Duplex data transfer system
JPS5437438A (en) * 1977-08-27 1979-03-19 Nec Corp Bus control system

Also Published As

Publication number Publication date
JPS5682960A (en) 1981-07-07

Similar Documents

Publication Publication Date Title
EP0036185B1 (fr) Système de traitement d'information incorporant une unité de commande arithmétique formée sur une seule puce par application d'un circuit semiconducteur à haute intégration
US4181934A (en) Microprocessor architecture with integrated interrupts and cycle steals prioritized channel
JP6746572B2 (ja) ノンブロッキング高性能トランザクションクレジットシステムを備えるマルチコアバスアーキテクチャ
JP3206704B2 (ja) 複数のオンチップメモリバスを備えたデータ処理装置
US4378589A (en) Undirectional looped bus microcomputer architecture
US5577230A (en) Apparatus and method for computer processing using an enhanced Harvard architecture utilizing dual memory buses and the arbitration for data/instruction fetch
JPH0210452B2 (fr)
US4734849A (en) Information-processing system having a single chip arithmetic control unit with means for prefetching instructions
US4695944A (en) Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus
US4339793A (en) Function integrated, shared ALU processor apparatus and method
JPH01503011A (ja) キャッシュマネッジメントシステムを含むデジタルデータ処理システム用汎用プロセッサユニット
US6742058B2 (en) Memory controller having a multiplexer selecting either second set of input signals or converted signals from first set of input signals by a bus mode input
JP2816146B2 (ja) 回路動作テスト装置
JPH027097B2 (fr)
JPS6187451A (ja) ディジタルデータ通信システム
JPS6042966B2 (ja) デ−タ処理システム
JP2000020488A (ja) コンピュ―タシステムおよびこのコンピュ―タシステムを動作させる方法
JP2680828B2 (ja) ディジタル装置
JPH0542025B2 (fr)
JPH0227696B2 (ja) Johoshorisochi
JPS6336542B2 (fr)
KR0134365B1 (ko) 원칩 마이크로컴퓨터 및 이의 프로그램 메모리 및 데이타 메모리를 액세스하는 방법.
Rolund et al. The 3B20D Processor & DMERT Operating System: 3B20D Central Processing Unit
CA1091359A (fr) Architecture de microprocesseur en boucle unidirectionnels
JPS5931733B2 (ja) 可変長さの命令を実行する中央処理装置