JPS6362120B2 - - Google Patents

Info

Publication number
JPS6362120B2
JPS6362120B2 JP14807881A JP14807881A JPS6362120B2 JP S6362120 B2 JPS6362120 B2 JP S6362120B2 JP 14807881 A JP14807881 A JP 14807881A JP 14807881 A JP14807881 A JP 14807881A JP S6362120 B2 JPS6362120 B2 JP S6362120B2
Authority
JP
Japan
Prior art keywords
balls
conductor
die
conductive
ball
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14807881A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5848992A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP14807881A priority Critical patent/JPS5848992A/ja
Publication of JPS5848992A publication Critical patent/JPS5848992A/ja
Publication of JPS6362120B2 publication Critical patent/JPS6362120B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
JP14807881A 1981-09-18 1981-09-18 セラミツク基板への導体ボ−ル充填方法 Granted JPS5848992A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14807881A JPS5848992A (ja) 1981-09-18 1981-09-18 セラミツク基板への導体ボ−ル充填方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14807881A JPS5848992A (ja) 1981-09-18 1981-09-18 セラミツク基板への導体ボ−ル充填方法

Publications (2)

Publication Number Publication Date
JPS5848992A JPS5848992A (ja) 1983-03-23
JPS6362120B2 true JPS6362120B2 (fr) 1988-12-01

Family

ID=15444724

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14807881A Granted JPS5848992A (ja) 1981-09-18 1981-09-18 セラミツク基板への導体ボ−ル充填方法

Country Status (1)

Country Link
JP (1) JPS5848992A (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60105090U (ja) * 1983-12-23 1985-07-17 第一精工株式会社 Ｉｃソケツト
US5464652A (en) * 1992-11-19 1995-11-07 Hughes Aircraft Company Green ceramic via metallization technique
JP4463406B2 (ja) * 2000-09-27 2010-05-19 イビデン株式会社 層間接続構造を有する積層配線板の製造方法

Also Published As

Publication number Publication date
JPS5848992A (ja) 1983-03-23

Similar Documents

Publication Publication Date Title
US5972140A (en) Method of fabricating multilayer structures with nonplanar surfaces
EP0040905B1 (fr) Fabrication de substrats en céramique pour circuits
EP0607730A1 (fr) Procédé pour directement transférer des éléments électriquement conducteurs dans un substrat
EP0427384B1 (fr) Procédé pour la connexion d'une bande TAB à une puce semi-conductrice
JPH0645719A (ja) 熱可塑性基体のためのバイア及びパッド構造体並びにこの構造体を形成するための方法及び装置
JPH05102342A (ja) セラミツクシート中にバイアパターンを得る方法およびそれにより製造されたデバイス
JPS6362120B2 (fr)
US4627162A (en) Method of producing a wired circuit board
JPH01236694A (ja) セラミックス基板の製造方法
US5464652A (en) Green ceramic via metallization technique
JP3956703B2 (ja) 積層型セラミック電子部品の製造方法
JPH05343847A (ja) 多層印刷配線板の製造方法
JP4004075B2 (ja) プリント配線基板
JPS5824036B2 (ja) バイアホ−ルの形成方法
JPH03116895A (ja) バイアホール充填方法
US3613232A (en) Manufacture of circuit boards
JPH0366193A (ja) ビアの形成方法
JP2002111202A (ja) 層間接続構造およびその製造方法
JPS5824462Y2 (ja) 導体ボ−ルの配列装置
JPS6123393A (ja) 多層回路基板及びその製造方法
US20040065401A1 (en) Method to produce pedestal features in constrained sintered substrates
JPH06224558A (ja) キャビティ付きセラミック多層ブロックの製造方法
JPH0397677A (ja) ビア形成方法
JPS62172794A (ja) セラミツク多層回路基板の製造方法
JPH0646674B2 (ja) 多層セラミツク回路基板の製造方法