JPS6362142B2 - - Google Patents

Info

Publication number
JPS6362142B2
JPS6362142B2 JP56205949A JP20594981A JPS6362142B2 JP S6362142 B2 JPS6362142 B2 JP S6362142B2 JP 56205949 A JP56205949 A JP 56205949A JP 20594981 A JP20594981 A JP 20594981A JP S6362142 B2 JPS6362142 B2 JP S6362142B2
Authority
JP
Japan
Prior art keywords
code
digit
pulse
binary
complementary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56205949A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58106930A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP56205949A priority Critical patent/JPS58106930A/ja
Publication of JPS58106930A publication Critical patent/JPS58106930A/ja
Publication of JPS6362142B2 publication Critical patent/JPS6362142B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/20—Conversion to or from representation by pulses the pulses having more than three levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56205949A 1981-12-18 1981-12-18 同符号連続抑圧制御方式 Granted JPS58106930A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56205949A JPS58106930A (ja) 1981-12-18 1981-12-18 同符号連続抑圧制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56205949A JPS58106930A (ja) 1981-12-18 1981-12-18 同符号連続抑圧制御方式

Publications (2)

Publication Number Publication Date
JPS58106930A JPS58106930A (ja) 1983-06-25
JPS6362142B2 true JPS6362142B2 (fr) 1988-12-01

Family

ID=16515371

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56205949A Granted JPS58106930A (ja) 1981-12-18 1981-12-18 同符号連続抑圧制御方式

Country Status (1)

Country Link
JP (1) JPS58106930A (fr)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS545313A (en) * 1977-06-14 1979-01-16 Fuji Electric Co Ltd Serial data delivery system

Also Published As

Publication number Publication date
JPS58106930A (ja) 1983-06-25

Similar Documents

Publication Publication Date Title
US4502143A (en) Consecutive identical digit suppression system in a digital communication system
US3967062A (en) Method and apparatus for encoding data and clock information in a self-clocking data stream
US5023891A (en) Method and circuit for decoding a Manchester code signal
US3754237A (en) Communication system using binary to multi-level and multi-level to binary coded pulse conversion
US4506372A (en) Method and apparatus for recognizing in a receiver the start of a telegram signal consisting of a bit impulse sequence
US4542420A (en) Manchester decoder
JPH057908B2 (fr)
US5553103A (en) Circuit including a subtractor, an adder, and first and second clocked registers connected in series
US4150404A (en) Device for transferring digital information
US3705398A (en) Digital format converter
US5079548A (en) Data packing circuit in variable length coder
JP3433426B2 (ja) マンチェスタ符号化データをデコーディングするための方法および装置
US4786823A (en) Noise pulse suppressing circuit in digital system
US5365547A (en) 1X asynchronous data sampling clock for plus minus topology applications
US4481648A (en) Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks
EP0066620B1 (fr) Circuit de recuperation de signaux d'horloge
JPH0654475B2 (ja) 遷移の誤りを検出する装置
US4438520A (en) System for regenerating a data word on a communications ring
JPS6362142B2 (fr)
US3803354A (en) Frequency shift digital communication system
US5265105A (en) Decoding circuit for inhibiting error propagation
US4788605A (en) Receive Manchester clock circuit
RU2215369C1 (ru) Способ кодирования цифровых сигналов
US6367027B1 (en) Skew pointer generation
EP0409168A2 (fr) Circuit de mémoire élastique