JPS6389934A - Noise prevention system for machine control - Google Patents

Noise prevention system for machine control

Info

Publication number
JPS6389934A
JPS6389934A JP61235611A JP23561186A JPS6389934A JP S6389934 A JPS6389934 A JP S6389934A JP 61235611 A JP61235611 A JP 61235611A JP 23561186 A JP23561186 A JP 23561186A JP S6389934 A JPS6389934 A JP S6389934A
Authority
JP
Japan
Prior art keywords
noise
input signals
stored
signals
interrupt pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61235611A
Other languages
Japanese (ja)
Inventor
Masato Iwasaki
岩崎 眞人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61235611A priority Critical patent/JPS6389934A/en
Publication of JPS6389934A publication Critical patent/JPS6389934A/en
Pending legal-status Critical Current

Links

Landscapes

  • Testing And Monitoring For Control Systems (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To discriminate noise easily, reduce cost and improve reliability of an automatic machine by providing an interrupt pulse oscillator that shifts a receiving element, a storing element of input signal and a signal periodically in the storing element. CONSTITUTION:Input signals are received by a receiving element 1 and stored by a storing element 2, and at the same time, shifted in the element 2 through an interrupt pulse oscillator 3. That is, input signals n1-nm are received the element 1 and stored in LSB (Bit 0) of designated address of the element 2. Input signals stored in the element 2 are shifted to the left by the oscillator 3 at all times. For instance, supposing that period of interruption is 10ms, it can be judged at high probability that input signals held the level of 1 during 20-30ms when all of bits 1, 2, 3 are 1, and can be distinguished easily from noise signals inputted in edge-like form. As noise can be discriminated easily by software, cost can be lowered reducing material expenses etc., and at the same time, reliability of an automatic machine can be enhanced.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はコンビ二一タを用いた制御方式に関し、特に機
械制御におけるノイズ防止方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a control method using a combinatorial unit, and particularly to a noise prevention method in machine control.

〔従来の技術〕[Conventional technology]

従来マイクロコンビーータを用いた機械制御装置におい
て、センサ及び操作機器からの入力信号に対する防止対
策としてはハード的に入力信号ラインにノイズ信号が注
入しない様な対策或いはノイズ信号の如き微少時間の信
号には反応しない様な対策をほどこしていた。
Conventionally, in a machine control device using a microconbeater, measures to prevent input signals from sensors and operating devices include hardware measures to prevent noise signals from being injected into the input signal line, or measures to prevent minute time signals such as noise signals. Measures were taken to prevent any reaction.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上記方法はハード的に処置する為部材購入の為の資材費
9部材配設の為の工数費用及び耐ノイズ性の評価費用が
必ず発生するといった欠点があった0 〔問題点を解決するための手段〕 本発明のノイズ防止力式は、入力信号の受信素子と前記
信号の内容を保存する記憶素子と前記信号を周期的に前
記記憶素子内でフットするトリガとなる割込パルス発振
器を持ち前述の問題点を一度に解決出来る様にしたもの
である。
The above method had the drawback that since it was handled in terms of hardware, there was always a cost of materials for purchasing parts, man-hour costs for arranging the parts, and costs for evaluating noise resistance. Means] The noise prevention power type of the present invention has a receiving element for an input signal, a memory element for storing the contents of the signal, and an interrupt pulse oscillator that serves as a trigger to periodically foot the signal in the memory element. It is designed to solve all the problems at once.

〔実施例〕〔Example〕

次に本発明について実施例の図面を参照して詳細に説明
する。第1図に示す様に入力信号は受信素子1に一度受
信されその後記憶素子2に記憶される。
Next, the present invention will be described in detail with reference to drawings of embodiments. As shown in FIG. 1, an input signal is once received by a receiving element 1 and then stored in a storage element 2.

第2図には記憶素子内部の詳細、第3図には割込パレス
と時間の観念を表現している。
FIG. 2 shows the details inside the memory element, and FIG. 3 shows the interrupt pulse and the concept of time.

次に本発明のソフト的な仕組を説明する。第2図に示す
入力信号n1〜nmは受信素子1に受信され常に記憶素
子2の指定アドレスのL S B(BitO)に記憶さ
れる。−万記憶素子内に記憶されている入力信号は割込
パレスによシ常に左シフトされる。割込周期を仮に10
m5 とするとBitl。
Next, the software mechanism of the present invention will be explained. Input signals n1 to nm shown in FIG. 2 are received by the receiving element 1 and always stored in LSB (BitO) of the designated address of the storage element 2. - The input signal stored in 10,000 storage elements is always left shifted by the interrupt pulse. Temporarily set the interrupt cycle to 10
If m5 is Bitl.

2.3が全て″1”であるとき、本人力信号は20〜3
0m5の間″″1”のレベルを保持していたと高い確率
で判断する事が出来、エツジ状に入力してくるノイズ信
号との見分が容易につく分である。
2. When all 3 are "1", the principal power signal is 20 to 3
It can be determined with a high probability that the level of ""1" was maintained for 0 m5, and it can be easily distinguished from the noise signal input in the shape of an edge.

第3図でTが入力信号を判別する時点を示している。In FIG. 3, T indicates the time point at which the input signal is determined.

〔発明の効果〕〔Effect of the invention〕

以上説明した様に本発明は外部入力信号を本来の信号が
ノイズによるものかをハード的にやっかいな処置をする
事なくソフト的に容易に判別できるので資材費及び評価
調整工数を大巾に削減し結果としてコストが低減する。
As explained above, the present invention can easily determine whether an external input signal is due to noise or not without any troublesome hardware measures, thereby greatly reducing material costs and evaluation adjustment man-hours. As a result, costs are reduced.

又自動機械の信頼性が向上するといった効果がある。It also has the effect of improving the reliability of automatic machines.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一笑施例な示すブロック図、第2図は
第1図を示す記憶素子の詳細図、第3図は第1図に示す
割込パルスの詳細図である。 ]・・・・・・入力信号受信素子、2・・・・・・入力
信号記憶芳1目 7δB             13B7t!;43
2/  θ 屑2図
FIG. 1 is a block diagram showing a simple embodiment of the present invention, FIG. 2 is a detailed view of the storage element shown in FIG. 1, and FIG. 3 is a detailed view of the interrupt pulse shown in FIG. 1. ]...Input signal receiving element, 2...Input signal memory 1 st 7δB 13B7t! ;43
2/ θ scrap 2 figure

Claims (1)

【特許請求の範囲】[Claims] コンピュータで所定のプログラムに従って機械を制御す
る制御方式において、該装置の位置、速度、温度等を監
視するセンサ及び該装置に動作を指令する操作機器から
の入力信号を周期的な割込により連続的に監視し正常な
る信号かノイズであるかを認識する事を特徴とする機械
制御におけるノイズ防止方式。
In a control method in which a computer controls a machine according to a predetermined program, input signals from a sensor that monitors the position, speed, temperature, etc. of the device and an operating device that instructs the device to operate are continuously transmitted through periodic interruptions. A noise prevention method for machine control that monitors signals and recognizes whether they are normal signals or noise.
JP61235611A 1986-10-02 1986-10-02 Noise prevention system for machine control Pending JPS6389934A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61235611A JPS6389934A (en) 1986-10-02 1986-10-02 Noise prevention system for machine control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61235611A JPS6389934A (en) 1986-10-02 1986-10-02 Noise prevention system for machine control

Publications (1)

Publication Number Publication Date
JPS6389934A true JPS6389934A (en) 1988-04-20

Family

ID=16988571

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61235611A Pending JPS6389934A (en) 1986-10-02 1986-10-02 Noise prevention system for machine control

Country Status (1)

Country Link
JP (1) JPS6389934A (en)

Similar Documents

Publication Publication Date Title
JPH0743653B2 (en) Interrupt controller
JP2605044B2 (en) Data communication controller for fuel injection controller
JPS6389934A (en) Noise prevention system for machine control
EP0111251A1 (en) Data transmission system
US5630108A (en) Frequency independent PCMCIA control signal timing
KR200174981Y1 (en) APPARATUS FOR WAKING-UP TRACK BALL MOUSE
JP3985588B2 (en) Counting device and counting system
JP3145937B2 (en) Runaway detection method for microcomputer
JP2003050750A (en) Microcomputer
JPS6160477B2 (en)
JPH113484A (en) Signal transmitter with communication function
JPH0236411A (en) Data input device
JP2888654B2 (en) Data input control method
JP2606106B2 (en) Remote CPU reset circuit
KR100463538B1 (en) Control Method of The Washing Machine
JPS5919956A (en) Self-diagnosis device for copying machine
JPS63316146A (en) Microcomputer
JP2990111B2 (en) Timer circuit
JP2605440B2 (en) Data processing device
JPS6398742A (en) Sequencer with input noise absorbing function
SU1188889A1 (en) Device for determining direction of disk rotation
JPS60196849A (en) Method for detecting runaway of microprocessor
JPS592113B2 (en) Magnetic bubble memory control method
JPH0776934B2 (en) Microcomputer-based abnormality detection device
JPS5764400A (en) Error correction system of storage contents